


## Features

- Protection of Charger Reverse Connection
- Protection of Battery Cell Reverse Connection
- Over-temperature Protection
- Charger Detection Function
- 0V Battery Charging Function
- RoHS Compliant and Lead (Pb) Free
- 45mΩ Low  $R_{SS(ON)}$  Internal Power MOSFET
- Delay Times are generated inside
- High-accuracy Voltage Detection
- Low Current Consumption  
 Operation Mode: 2.5μA typ.  
 Power-down Mode: 1.5μA typ.



## Applications

- One-Cell Li-ion Battery Pack
- Power Bank
- One-Cell Li-poly Battery Pack
- IOT Sensor/Electronic Toys

## Typical Application Circuit




Figure 1. Typical Application Circuit


## Absolute Maximum Ratings

VDD Input Voltage .....	-0.3V to 6V	VM Input Voltage .....	-6V to 10V V <sub>BS</sub>
Operating Temperature Range .....	-40°C to +85°C	Storage Temperature Range .....	-55°C to 150°C
Lead Temperature (Soldering, 10s) .....	+300°C	Junction Temperature.....	+125°C
θ <sub>JA</sub> .....	250°C/W	ESD (Human Body Made) HMB.....	2KV
θ <sub>JC</sub> .....	130°C/W	ESD (Machine Made) MM.....	200V

## Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Typ.	Max	Unit
<b>Detection Voltage</b>						
Overcharge Detection Voltage	V <sub>CU</sub>		4.25	4.3	4.35	V
Overcharge Release Voltage	V <sub>CL</sub>		4.05	4.1	4.15	V
Overdischarge Detection Voltage	V <sub>DL</sub>		2.3	2.4	2.5	V
Overdischarge Release Voltage	V <sub>DR</sub>		2.9	3.0	3.1	V
Charger Detection Voltage	*V <sub>CHA</sub>			-0.12		V
<b>Detection Current</b>						
Overdischarge Current1 Detection	*I <sub>IOV1</sub>	V <sub>DD</sub> =3.6V		3		A
Load Short-Circuiting Detection	*I <sub>SHORT</sub>	V <sub>DD</sub> =3.6V		15		A
<b>Current Consumption</b>						
Current Consumption in Operation	I <sub>OPE</sub>	V <sub>DD</sub> =3.6V VM=0V		2.5	5	μA
Current Consumption in power Down	I <sub>PDN</sub>	V <sub>DD</sub> =2.0V VM floating		1.5	4	μA
<b>VM Internal Resistance</b>						
Resistance between VM and V <sub>DD</sub>	*R <sub>VMD</sub>	V <sub>DD</sub> =3.6V VM=1.0V		320		kΩ
Resistance between VM and GND	*R <sub>VMS</sub>	V <sub>DD</sub> =2.0V VM=1.0V		25		kΩ
<b>FET on Resistance</b>						
Equivalent FET on Resistance	*R <sub>SS(ON)</sub>	V <sub>DD</sub> =3.6V I <sub>VM</sub> =1.0A		45		mΩ
<b>Over Temperature Protection</b>						
Over Temperature Protection	*T <sub>SHD+</sub>			130		°C
Over Temperature Recovery Degree	*T <sub>SHD-</sub>			100		°C
<b>Detection Delay Time</b>						
Overcharge Voltage Detection Delay Time	t <sub>CU</sub>			128	200	mS
Overdischarge Voltage Detection Delay Time	t <sub>DL</sub>			40	60	mS
Overdischarge Current Detection Delay Time	*t <sub>IOV</sub>	V <sub>DD</sub> =3.6V		10		mS
Load Short-Circuiting Detection Delay Time	*t <sub>SHORT</sub>	V <sub>DD</sub> =3.6V		80		μS

**Functional Block Diagram**



**Overdischarge current detection**




Figure5-2 Overdischarge Current Detection

**Remark:**

- (1) Normal condition (2) Overcharge voltage condition
- (3) Overdischarge voltage condition (4) Overcurrent condition

**Charger Detection**




Figure5-3 Charger Detection

**Remark:**

- (1) Normal condition (2) Overcharge voltage condition
- (3) Overdischarge voltage condition (4) Overcurrent condition

## Abnormal Charger Detection








Figure5-4 Abnormal Charger Detection

**Remark:**

- (1) Normal condition (2) Overcharge voltage condition
- (3) Overdischarge voltage condition (4) Overcurrent condition

## Typical Application

As shown in Figure 1, the bold line is the high density current path which must be kept as short as possible. For thermal management, ensure that these trace widths are adequate. C1 & R1 is a decoupling capacitor & resistor which should be placed as close as possible to XB5352G.

**Package Description**
**SOT23-5**

**TOP VIEW**

**RECOMMENDED PAD LAYOUT**

**FRONT VIEW**

**SIDE VIEW**
**NOTE:**

1. CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
2. PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
3. PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
4. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
5. DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
6. DRAWING IS NOT TO SCALE.

## Attention

1, Any and all JGSEMI products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical or material damage. Consult with your JGSEMI representative nearest you before using any JGSEMI products described or contained herein in such applications.

2, JGSEMI assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all JGSEMI products described or contained herein.

3, Specifications of any and all JGSEMI products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate an d test devices mounted in the customer's products or equipment.

4, In the event that any or all JGSEMI products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

5, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of JGSEMI Semiconductor CO., LTD.

6, Any and all information described or contained herein are subject to change without notice due to product technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the JGSEMI product that you intend to use.