

Voltage monitoring IC for rechargeable batteries with CV charging.
(Release Voltage 2.45V, Hysteresis width 0.35V~0.85V, Ultra low power Voltage Detector.)

■ GENERAL DESCRIPTION

The XC6142 series are battery voltage monitoring ICs optimal to CV rechargeable batteries and electric double layer capacitors.

By setting release voltage to 2.45V and increasing the hysteresis width, it is possible to continue to output the release signal even in the voltage drop of the rechargeable batteries with high internal impedance due to inrush current.

When the battery voltage drops, it is possible to make the subsequent system stop and stand by on the rear stage until the charging is completed by setting the output signal at detection state.

In addition, hysteresis width is selectable in the range from 0.35V to 0.85V. So based on the internal impedance or over discharge voltage of a rechargeable battery, hysteresis width can be decided.

The SSOT-24 as well as ultra-small and low profile package USPQ-4B05 are available contributing to miniaturization of portable devices and high densely mounting applications.

Even when V_{IN} voltage is lower than the minimum operating voltage, malfunction of the system can be avoided by the undefined operation prevention function which minimizes the rise of output voltage.


■ APPLICATIONS

- Voltage monitoring for rechargeable batteries with CV charging.
- Voltage monitoring for electric double layer capacitors


■ FEATURES

Operating Voltage Range	: 1.1V ~ 6.0V
Release Voltage	: 2.45V
Detect Voltage	: 1.6V ~ 2.1V (0.1V increments)
Release Voltage Accuracy	: $\pm 1.3\%$ ($T_a=25^\circ\text{C}$) : $\pm 2.0\%$ ($T_a=-40^\circ\text{C} \sim 105^\circ\text{C}$)
Detection Voltage Accuracy	: $\pm 0.8\%$ ($T_a=25^\circ\text{C}$) : $\pm 2.5\%$ ($T_a=-40^\circ\text{C} \sim 105^\circ\text{C}$)
Temperature Characteristics	: $\pm 50\text{ppm}/^\circ\text{C}$ (TYP.)
Ultra-Low Power	: 104nA TYP. (@detect, $V_{DF}=1.6\text{V}$, $V_{IN}=1.44\text{V}$) : 139nA TYP. (@release, $V_{IN}=2.7\text{V}$)
Output type	: CMOS Nch open drain
Output logic	: RESETB (Active Low) RESET (Active High)
Undefined operation Protection (CMOS Output only)	: Output pin Voltage 0.38V (MAX: $T_a=-40^\circ\text{C} \sim 105^\circ\text{C}$) @Power supply Input pin Voltage < Operating voltage (MIN.)
Operating Ambient Temperature	: $-40^\circ\text{C} \sim 105^\circ\text{C}$
Packages	: USPQ-4B05 (1.0 x 1.0 x 0.33mm) SSOT-24 (2.0 x 2.1 x 1.1mm)
Environment friendly	: EU RoHS Compliant, Pb Free

■ TYPICAL APPLICATION CIRCUIT




■ TYPICAL PERFORMANCE CHARACTERISTICS




■ BLOCK DIAGRAMS

(1) XC6142C Series A type (RESETB OUTPUT : CMOS output / Active Low)



* Diodes inside the circuits are ESD protection diodes and parasitic diodes.


(2) XC6142C Series C type (RESET OUTPUT : CMOS output / Active High)



* Diodes inside the circuits are ESD protection diodes and parasitic diodes.


■ BLOCK DIAGRAM

(3) XC6142N Series A type (RESETB OUTPUT : Nch open drain output / Active Low)



* Diodes inside the circuits are ESD protection diodes and parasitic diodes.

(4) XC6142N Series C type (RESET OUTPUT : Nch open drain output / Active High)



* Diodes inside the circuits are ESD protection diodes and parasitic diodes.

PRODUCT CLASSIFICATION

Ordering Information

XC6142①②③④⑤⑥-⑦

DESIGNATOR	ITEM	SYMBOL	DESCRIPTION
①	Output Configuration	C	CMOS output
		N	Nch open drain output
②③	Detect Voltage	16 ~ 21	e.g. 1.6V → ②=1, ③=6 * 0.1V increments
④	Type	A	Refer to Selection Guide
		C	
⑤⑥-⑦ ^(*)	Packages (Order Unit)	9R-G	USPQ-4B05 (5,000pcs/Reel)
		NR-G	SSOT-24 (3,000pcs/Reel)



^(*) The "G" suffix denotes Halogen and Antimony free as well as being fully EU RoHS compliant.

Selection Guide



Type	RESET OUTPUT	OUTPUT PIN NAME	DESCRIPTION
A	Active Low	RESETB	Output Low level in detection state.
C	Active High	RESET	Output High level in detection state.

PIN CONFIGURATION

Type:A



Type:C



■ PIN ASSIGNMENT

PIN NUMBER		PIN NAME	FUNCTIONS
USPQ-4B05	SSOT-24		
1	3	RESETB	Reset Output (Active Low)
		RESET	Reset Output (Active High)
2	1	NC	No Connection
3	2	V _{SS}	Ground
4	4	V _{IN}	Power Supply Input
5	-	EP	Exposed thermal pad. The Exposed pad is recommended to be connected to V _{SS} (Pin3)

■ LOGIC CHART

TYPE	OUTPUT Configuration	Reset Output		
		Release State	Detection State /UVLO operating State	Undefined State (V _{IN} ≤ V _{INL} :0.4V)
A	Nch open drain	"H" (V _{pull} : High impedance)	"L" (GND : Low Impedance)	"H" (V _{pull} : High impedance)
	CMOS	"H" (V _{IN})	"L" (GND)	V _{UNO} (TYP. 0.1V)
C	Nch open drain	"L" (GND : Low Impedance)	"H" (V _{pull} : High impedance)	"H" (V _{pull} : High impedance)
	CMOS	"L" (GND)	"H" (V _{IN})	Undefined

■ ABSOLUTE MAXIMUM RATINGS

PARAMETER		SYMBOL		RATINGS	UNITS
Input Voltage		V_{IN}		-0.3 ~ 7.0	V
Output Voltage	XC6142C	V_{RESETB}	V_{RESET}	$V_{SS} - 0.3 \sim V_{IN} + 0.3$ or 7.0 ^{(*)1}	V
	XC6142N			$V_{SS} - 0.3 \sim 7.0$	V
Output Current	XC6142C	I_{RBOUT}	I_{ROUT}	±50	mA
	XC6142N			50	
Power Dissipation ($T_a=25^\circ\text{C}$)	USPQ-4B05	Pd		550 (40mm x 40mm Standard board) ^{(*)2}	mW
	SSOT-24			680 (JESD51-7 board) ^{(*)2}	
Junction Temperature		T_j		-40 ~ 125	$^\circ\text{C}$
Storage Temperature		T_{stg}		-55 ~ 125	$^\circ\text{C}$

* All voltages are described based on the V_{SS} .

^{(*)1} The maximum value should be either $V_{IN}+0.3\text{V}$ or 7.0V in the lowest.

^{(*)2} The power dissipation figure shown is PCB mounted and is for reference only.

Please refer to PACKAGING INFORMATION for the mounting condition.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	UNITS
V_{IN} Pin Voltage		V_{IN}	2.2	-	6.0	V
Nch open drain	Pull-up Voltage	V_{pull}	0.0	-	6.0	V
	Pull-up Resistance	R_{pull}	10	100	-	$\text{k}\Omega$
Operating Ambient Temperature		T_{opr}	-40	-	105	$^\circ\text{C}$

* Each voltage operating condition is based on V_{SS} .

■ ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	Ta=25°C			-40°C ≤ Ta ≤ 105°C ⁽⁶⁾			UNITS	CIRCUIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Operating Voltage	V _{IN}		1.1		6.0	1.1		6.0	V	①
MIN Voltage Holding the Detection ⁽³⁾ (CMOS output)	V _{INL}		-	-	0.4	-	-	0.4	V	
Detect Voltage	V _{DF}	V _{DF(T)} ⁽¹⁾ =1.6V~2.1V	V _{DF(T)} ×0.992	V _{DF(T)}	V _{DF(T)} ×1.008	V _{DF(T)} ×0.975	V _{DF(T)}	V _{DF(T)} ×1.025	V	
Release Voltage	V _{DR}		2.418	2.45	2.482	2.401	2.45	2.499	V	
Detect Voltage Temperature Characteristics	ΔV _{DF} / (ΔT _{opr} ·V _{DF})		-	±50	-	-	±50	-	ppm/°C	
Supply Current1 (CMOS output, A Type)	I _{ss1}	V _{IN} = V _{DF} × 0.9	-	E-1 ⁽²⁾	-	E-2 ⁽²⁾		nA	②	
Supply Current1 (CMOS output, C Type)						E-3 ⁽²⁾				
Supply Current1 (Nch open drain output , A/C Type)						E-4 ⁽²⁾				
Supply Current2 (CMOS output, A Type)	I _{ss2}	V _{IN} = 2.7V	-	139	289	-	139	431		
Supply Current2 (CMOS output, C Type)							139	580		
Supply Current2 (Nch open drain output , A/C Type)							139	433		
Peak of Undefined Operation ⁽⁴⁾ (CMOS output, A Type)	V _{UNO}	V _{IN} < 0.4V	-	0.1	0.38	-	0.1	0.38	V	③
UVLO Release Voltage	V _{UVLOR}	V _{IN} = 0V→1.1V	-	0.82	1.05 ⁽⁵⁾	-	0.82	1.07	V	-
UVLO Detect Voltage	V _{UVLOD}	V _{IN} = 1.1V→0V	0.57 ⁽⁵⁾	0.79	-	0.55	0.79	-		
UVLO Release Delay Time	t _{UVLOR}	V _{IN} = 0V→1.1V	-	157	290 ⁽⁵⁾	-	157	425	μs	-

⁽¹⁾ V_{DF(T)}: Nominal detect voltage

⁽²⁾ Refer to SPEC TABLE.

⁽³⁾ XC6142C (CMOS output) only. V_{IN} value where RESETB < 0.05V or RESET > V_{IN} - 0.05V.

⁽⁴⁾ XC6142C (CMOS output) only.

⁽⁵⁾ The MIN. and MAX. specifications related to UVLO are setting values.

⁽⁶⁾ The ambient temperature range (-40°C ≤ Ta ≤ 105°C) is a design value.

ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	Ta=25°C			-40°C ≤ Ta ≤ 105°C ^(*13)			UNITS	CIRCUIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Release Delay Time ^(*7)	t _{DR0}	V _{IN} = V _{DF} × 0.9 → V _{DF} × 1.1	-	44	200	-	44	224	μs	④
Detect Delay Time ^(*8)	t _{DF0}	V _{IN} = V _{DF} × 1.1 → V _{DF} × 0.9	-	40	170	-	40	184		
RESETB Output Current	I _{RBOUTN}	Nch. V _{RESETB} = 0.3V							mA	⑤
		V _{IN} = 1.1V	0.3	1.4	-	0.2	1.4	-		
		V _{IN} = 2.0V ^(*9)	4.1	6.2	-	3.1	6.2	-		
	I _{RBOUTP} ^(*10)	Pch. V _{RESETB} = V _{IN} - 0.3V								
		V _{IN} = 3.0V	-	-3.2	-1.4	-	-3.2	-1.3		
		V _{IN} = 6.0V	-	-5.1	-2.9	-	-5.1	-2.6		
RESET Output Current	I _{ROUTN}	Nch. V _{RESET} = 0.3V							mA	⑤
		V _{IN} = 2.0V ^(*11)	4.1	6.2	-	3.1	6.2	-		
		V _{IN} = 3.0V	8.1	10.8	-	4.3	10.8	-		
		V _{IN} = 4.0V	11.2	14.3	-	6.2	14.3	-		
		V _{IN} = 5.0V	13.7	17.1	-	7.3	17.1	-		
	I _{ROUTP} ^(*10)	Pch. V _{RESET} = V _{IN} - 0.3V								
		V _{IN} = 1.1V	-	-0.7	-0.2	-	-0.7	-0.15		
RESETB Output Leakage Current	I _{LEAKN} ^(*12)	V _{IN} = 6.0V Nch. V _{RESETB} = 6.0V	-	0.01	0.1	-	0.01	0.3	μA	⑤
	I _{LEAKP}	V _{IN} = 1.1V Pch. V _{RESETB} = 0V	-	-0.01	-	-	-0.01	-		
RESET Output Leakage Current	I _{LEAKN} ^(*12)	V _{IN} = 1.1V Nch. V _{RESET} = 6.0V	-	0.01	0.1	-	0.01	0.3		
	I _{LEAKP}	V _{IN} = 6.0V Pch. V _{RESET} = 0V	-	-0.01	-	-	-0.01	-		

^(*7) RESETB product: Time from when the V_{IN} pin voltage reaches the release voltage until the reset output pin reaches V_{IN} × 90%.
RESET product: Time from when the V_{IN} pin voltage reaches the release voltage until the reset output pin reaches V_{IN} × 10%

^(*8) RESETB product: Time from when the V_{IN} pin voltage reaches the detect voltage until the reset output pin reaches V_{IN} × 10%.
RESET product: Time from when the V_{IN} pin voltage reaches the detect voltage until the reset output pin reaches V_{IN} × 90%.

^(*9) Only for products with V_{DF(T)} ≥ 2.1V.

^(*10) XC6142C (CMOS output) only.

^(*11) Only for products with V_{DF(T)} ≤ 1.9V.

^(*12) Max. value is for XC6142N (Nch open drain).

^(*13) The ambient temperature range (-40°C ≤ Ta ≤ 105°C) is a design value.


■ ELECTRICAL CHARACTERISTICS (SPEC TABLE)

Table of Characteristics by Voltage Setting


NOMINAL DETECT VOLTAGE(V)	E-1		E-2		E-3		E-4	
	Ta=25°C		-40°C ≤ Ta ≤ 105°C					
	Supply Current1 (nA)							
V _{DF(T)}	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.
1.6	104	235	104	457	104	351	104	364
1.7	108	240	108	464	108	357	108	371
1.8	111	245	111	471	111	363	111	377
1.9	114	251	114	478	114	370	114	384
2.0	117	256	117	484	117	376	117	390
2.1	121	262	121	491	121	383	121	397

TEST CIRCUITS


CIRCUIT①




CIRCUIT②




CIRCUIT③




CIRCUIT④



CIRCUIT⑤



OPERATIONAL DESCRIPTION (Active Low)



Typical block diagram (CMOS output/Active Low product)

The circuit operation in the above representative circuit example will be explained using the timing chart.

③ (③') Detection state

The RESETB pin will hold "L" until the V_{IN} pin voltage becomes equal to or greater than the release voltage (V_{DR}).

③→④ Transition from detection state to released state


When the V_{IN} pin voltage reaches the release voltage (V_{DR}), the circuit will determine that the monitoring voltage has exceeded the release level. After the release delay time (t_{DR0}) has passed, it will turn M3 OFF and output "H" to the RESETB pin.

④ Released state

The RESETB pin will hold "H" until the V_{IN} pin voltage becomes equal to or less than the detection voltage (V_{DF}).

④→③' Transition from released state to detection state

When the V_{IN} pin voltage reaches the detection voltage (V_{DF}), the circuit will determine that the monitoring voltage has fallen below the detection level. After the detect delay time (t_{DF0}) has passed, it will turn M3 ON and output "L" to the RESETB pin.



OPERATIONAL DESCRIPTION (Active Low)

● Operation below Minimum Operating Voltage

②(②') Detection holding state

If the V_{IN} pin voltage is equal to or greater than the minimum voltage holding the detection (V_{INL}), the operation of the UVLO function will cause the RESETB pin to maintain "L" (= detection state).

② Following the operation of the UVLO function, after the V_{IN} pin voltage reaches the UVLO release voltage (V_{UVLOR}), the UVLO


function will be released once the UVLO release delay time (t_{UVLOR}) has passed.

②' If the V_{IN} pin voltage falls to the UVLO detect voltage (V_{UVLOD}), the UVLO function will operate and the RESETB pin will maintain "L".


① (①') Undefined state

If the V_{IN} pin voltage is less than the minimum voltage holding the detection (V_{INL}), the UVLO function will not be able to operate properly, and the RESETB pin will be in an undefined state.

* The above operation description is for CMOS output products, but for Nch open drain products, the pull-up destination voltage will be output to the RESETB pin until FET M1 becomes ON state.



OPERATIONAL DESCRIPTION (Active High)



Typical block diagram (CMOS output/Active High product)

The circuit operation in the above representative circuit example will be explained using the timing chart.

③ (③') Detection state

The RESET pin will hold "H" until the V_{IN} pin voltage becomes equal to or greater than the release voltage (V_{DR}).

③→④ Transition from detection state to released state


When the V_{IN} pin voltage reaches the release voltage (V_{DR}), the circuit will determine that the monitoring voltage has exceeded the release level. After the release delay time (t_{DR0}) has passed, it will turn M3 OFF and output "L" to the RESET pin.

④ Released state

The RESET pin will hold "L" until the V_{IN} pin voltage becomes equal to or less than the detection voltage (V_{DF}).

④→③' Transition from released state to detection state

When the V_{IN} pin voltage reaches the detection voltage (V_{DF}), the circuit will determine that the monitoring voltage has fallen below the detection level. After the detect delay time (t_{DF0}) has passed, it will turn M3 ON and output "H" to the RESET pin.



OPERATIONAL DESCRIPTION (Active High)

● Operation below Minimum Operating Voltage

②(②') Detection holding state

If the V_{IN} pin voltage is equal to or greater than the minimum voltage holding the detection (V_{INL}), the operation of the UVLO function will cause the RESET pin to maintain "H" (= detection state).


② Following the operation of the UVLO function, after the V_{IN} pin voltage reaches the UVLO release voltage (V_{UVLOR}), the UVLO function will be released once the UVLO release delay time (t_{UVLOR}) has passed.

②' If the V_{IN} pin voltage falls to the UVLO detect voltage (V_{UVLOD}), the UVLO function will operate and the RESET pin will maintain "H".

① (①') Undefined state

If the V_{IN} pin voltage is less than the minimum voltage holding the detection (V_{INL}), the UVLO function will not be able to operate properly, and the RESET pin will be in an undefined state.

* The above operation description is for CMOS output products, but for Nch open drain products, the pull-up destination voltage will be output to the RESET pin until FET M1 becomes ON state.



■ OPERATIONAL DESCRIPTION

<Select guide for pull-up resistor (Nch open drain)>

When an Nch open drain output is used, a pull-up resistor connected to the RESET/RESETB pin causes a deviation in the output voltage between the V_{SS} and Pull-up voltage.

To reduce the deviation in the output voltage between the V_{SS} and Pull-up voltage, connect a pull-up resistor of around 10k Ω to several 100k Ω .

If the resistance value of pull-up resistor is small, the deviation from V_{SS} becomes large and it is impossible to meet the "L" voltage of the MCU.

Similarly, if the resistance value of pull-up resistor is large, the deviation from V_{pull} becomes large and it is impossible to meet the "H" voltage. In the actual specifications, select a pull-up resistor that meets the logic threshold of the subsequent IC.

Below is an example calculation of the maximum output "L" voltage and the minimum output "H" voltage with Active Low product.

【Maximum value of output "L" voltage】

$$V_{RESETB} = V_{pull} / (1 + R_{pull} / R_{ON_MAX})$$

V_{pull} : Pull-up voltage

R_{ON_MAX} : On resistor maximum value of Nch driver M1.

1. Calculation Example) $V_{IN}=2.2V$, $V_{pull}=1.8V$, $R_{pull}=10k\Omega$

Calculation of R_{ON_MAX}

Calculated from the electrical characteristics based on V_{RESETB}/I_{RBOU_MIN}

$$R_{ON_MAX} = 0.3V / 4.1mA \cong 73\Omega \text{ (MAX.)}$$

2. Calculation of V_{RESETB}

Calculate the maximum value of the output "L" voltage using R_{ON_MAX} .

$$V_{RESETB} = V_{pull} / (1 + R_{pull} / R_{ON_MAX}) = 1.8V / (1 + 10k\Omega / 73\Omega) \cong 13mV$$

【Minimum value of output "H" voltage】

$$V_{RESETB} = V_{pull} - R_{pull} \times I_{LEAKN_MAX}$$

V_{pull} : Pull-up voltage

I_{LEAKN_MAX} : Leakage current maximum value of Nch driver M1.

Calculation Example) $V_{pull}=6.0V$, $R_{pull}=100k\Omega$


1. Calculation of I_{LEAKN_MAX}

Calculated from the electrical characteristics based on $I_{LEAKN_MAX} = 0.1\mu A$ (MAX.)

2. Calculation of V_{RESETB}

Calculate the minimum value of the output "H" voltage using I_{LEAKN_MAX} .

$$V_{RESETB} = V_{pull} - R_{pull} \times I_{LEAKN_MAX} = 6.0V - 100k\Omega \times 0.1\mu A = 5.99V$$



Pull-up resistance (Nch Open Drain)

NOTES ON USE



- (1) Please use this IC within the stated maximum ratings. For temporary, transitional voltage drop or voltage rising phenomenon, the IC is liable to malfunction should the ratings be exceeded. Also, if used under out of the recommended operating range, the IC may not operate normally or may cause deterioration.

- (2) Factors such as the V_{IN} pin voltage slope, surrounding components, or noise from external sources may cause the conditions indicated in (a) ~ (c) below to occur.
 If these conditions occur, carry out measures such as inserting a capacitor (C_{IN}) between V_{IN} and V_{SS} , if necessary.
 (Indicated in the following diagram.)
 - (a) If a resistance (R_{IN}) is inserted between the power supply and V_{IN} pin, the V_{IN} pin voltage may drop due to the flow-through current and resistance (R_{IN}) generated during detection and release.
 In addition, with CMOS output products the drop in V_{IN} pin voltage may become larger due to the output current.
 This temporary drop in V_{IN} pin voltage may cause oscillation of the output and malfunctions.

 - (b) If the V_{IN} pin voltage has a steep slope, it may cause the output voltage to float or other such unstable operation to occur.



 - (c) Power supply noise from external sources may cause IC malfunctions.

- (3) Torex places an importance on improving our products and their reliability. We request that users incorporate fail-safe designs and post-aging protection treatment when using Torex products in their systems.





■ TYPICAL PERFORMANCE CHARACTERISTICS



(1) Output Voltage vs. Input Voltage





(2) Detect Voltage vs. Ambient Temperature



(3) Release Voltage vs. Ambient Temperature





(4) Supply Current vs. Input Voltage





TYPICAL PERFORMANCE CHARACTERISTICS


(5) Supply Current vs. Ambient Temperature




(6) Output Voltage vs. Input Voltage ($V_{IN}<Operating\ Voltage$)





(7) Release, Detect Delay Time vs. Ambient Temperature



(8) RESETB Output Current vs. Ambient Temperature



(9) RESETB Output Leakage Current vs. Ambient Temperature




■ PACKAGING INFORMATION

For the latest package information go to, www.torexsemi.com/technical-support/packages


PACKAGE	OUTLINE / LAND PATTERN	THERMAL CHARACTERISTICS
SSOT-24	SSOT-24 PKG	SSOT-24 Power Dissipation
USPQ-4B05	USPQ-4B05 PKG	USPQ-4B05 Power Dissipation

MARKING RULE


SSOT-24 (with underline mark)




USPQ-4B05 (with underline mark)



SSOT-24 (with overline mark)



USPQ-4B05 (with overline mark)



① represents products series

MARK	Registration order	PRODUCT SERIES
<u>X</u> (with underline)	1	XC6142*****-G
<u>1</u> (with overline)	2	
<u>3</u> (with overline)	3	
<u>5</u> (with overline)	4	
A (no line)	5	
B (no line)	6	
C (no line)	7	
C (no line)	8	

*Mark ① is a common symbol and Mark ② is assigned a sequential number.

② represents internal sequential number

MARK ①	MARK ②
<u>X</u> (with under line)	No line
<u>1</u> (with over line)	No line
<u>3</u> (with over line)	No line
<u>5</u> (with over line)	No line
A (no line)	Under line
B (no line)	Under line
C (no line)	Under line
D (no line)	Under line

0~9, A~Z repeated.
(G, I, J, O, Q, W excluded)

③,④ represents production lot number
01~09, 0A~0Z, 11~9Z, A1~A9, AA~A9, AA~Z9 repeated.
(G, I, J, O, Q, W excluded)

1. The product and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
2. The information in this datasheet is intended to illustrate the operation and characteristics of our products. We neither make warranties or representations with respect to the accuracy or completeness of the information contained in this datasheet nor grant any license to any intellectual property rights of ours or any third party concerning with the information in this datasheet.
3. Applicable export control laws and regulations should be complied and the procedures required by such laws and regulations should also be followed, when the product or any information contained in this datasheet is exported.
4. The product is neither intended nor warranted for use in equipment of systems which require extremely high levels of quality and/or reliability and/or a malfunction or failure which may cause loss of human life, bodily injury, serious property damage including but not limited to devices or equipment used in 1) nuclear facilities, 2) aerospace industry, 3) medical facilities, 4) automobile industry and other transportation industry and 5) safety devices and safety equipment to control combustions and explosions. Do not use the product for the above use unless agreed by us in writing in advance.
5. Although we make continuous efforts to improve the quality and reliability of our products; nevertheless Semiconductors are likely to fail with a certain probability. So in order to prevent personal injury and/or property damage resulting from such failure, customers are required to incorporate adequate safety measures in their designs, such as system fail safes, redundancy and fire prevention features.
6. Our products are not designed to be Radiation-resistant.
7. Please use the product listed in this datasheet within the specified ranges.
8. We assume no responsibility for damage or loss due to abnormal use.
9. All rights reserved. No part of this datasheet may be copied or reproduced unless agreed by Torex Semiconductor Ltd in writing in advance.

TOREX SEMICONDUCTOR LTD.