

XER30019

Extended Temperature PWM Controllers

Rev 2 - August 2021 (DS-00941-18)

Data Sheet



PROTOTYPE





FEATURES

- Supply voltage up to 35V.
- Operational beyond the -50°C to +175°C temperature range.
- Monolithic PWM controller.
- Internal linear regulator with under voltage lockout (ULVO).
- Input voltage feed-forward.
- Selectable asynchronous and pulse-skip modes.
- Selectable output signal polarity: active HIGH or LOW.
- Resistor programmable maximum duty cycle.
- Programmable integrated oscillator with synchronizing capability.
- Resistor-programmable soft-start period.
- Power-good (PGood) flag.
- Programmable over-current protection level.
- Programmable polarity of over-current protection.
- Programmable minimum duty-ratio in pulse-skip mode.
- Voltage tracking capabilities.
- Shut-down mode.
- Interleaved mode for push-pull architectures.
- Forced bootstrap capacitor pre-charge mode.
- Latch-up free.
- Ruggedized SMT
- Also available as bare die.

APPLICATIONS

- Reliability-critical, Automotive, Aeronautics & Aerospace, Downhole.
- DC/DC converters, point-of-load power converters, switching power supplies, PWM control

DESCRIPTION

XER30019 is a family of small footprint PWM controllers designed for extreme reliability and high temperature applications such as DC/DC converters and PWM control. Being able to operate from input voltages as high as 35V, XER30019 PWM controllers can run at frequencies as high as 800kHz, allowing the use of small footprint and low-cost external passive components.


Functionality features include internal oscillator and voltage reference, programmable soft-start, voltage tracking, synchronization capability, over-current protection and power-good flag.

Special design techniques were used to allow the XER30019 parts to offer a precise, robust and reliable operation in critical applications. Full functionality is guaranteed from -50°C to +175°C.

Parts from the XER30019 have all functional features to operate in buck, boost, flyback and push-pull modes.


XER30019 parts have been designed to reduce system cost and ease adoption by reducing the learning curve and providing smart and easy to use features.

PRODUCT HIGHLIGHT





ORDERING INFORMATION



Product Reference	Temperature Range	Package	Pin	Marking
			Count	
XER30019-Q	-50°C to +175°C	High-Temperature plastic QFP	44	XER30019

Other packages and packaging configurations possible upon request. For some packages or packaging configurations, MOQ may apply.

AVAILABLE FUNCTIONALITIES


Supported converter architectures for given packaging option

	Pin Count	Buck	Boost	Flyback	Push-pull
XER30019	44	√	✓	✓	✓

ABSOLUTE MAXIMUM RATINGS	
Voltage on VIN, SWT, OCS, SW or ENABLE to ground	-0.5 to 40V
Voltage on any pin to ground	-0.5V to 6.0V
Storage Temperature Range	-70°C to +175°C (tbc)
Operating Junction Temperature Range	-70°C to +175°C (tbc)
ESD Classification	1kV HBM MIL-STD-883


Caution: Stresses beyond those listed in "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. These are stress ratings only and functionality of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to "ABSOLUTE MAXIMUM RATINGS" conditions for extended periods may permanently affect device reliability.

PACKAGING





BLOCK DIAGRAM



Arrows aside pad names indicate whether the input is internally pulled up or down by default.

Die-level block diagram showing all available functionalities and bond-pads.



PIN DESCRIPTION

Name	Description —		lumber 30019	
NC		1	0015	
NC		2		
PVDD	Power supply of the output buffers. A minimum capacitor of 0.1µF must be connected from this node to ground.	3		
VDD	Output of the internal linear regulator. This pin supplies the internal circuitry and can supply PVDD if externally connected. A minimum capacitor of 0.1µF must be connected from this node to ground.	4		
VOUT	Auxiliary input to bypass the internal linear regulator in low-power mode whenever an external 5V supply exists. Connect to VDD or	5		
/LDN 4005	leave floating if not used.		,J,	
/LPMODE	Operation in low-power mode when driven LOW.	6		
IntrlvMode	Operation in interleaved mode when driven HIGH.	7	₩	
ENABLE	Enables PWM controller operation when driven HIGH. When driven low, the part remains in shutdown mode.	8		
NC		9		
NC		10		
NC		11		
NC		12		
SWT_Bis	Direct access to the saw-tooth slope programming capacitor allowing current mode control. Connect to a positive supply through a current generator or an external resistor.	13		
SWT	Saw-tooth slope programming terminal. Connect to a positive supply directly or through an external resistor. Connection to VIN provides supply feed forward compensation. To connect SWT to VIN, use a minimum 100Ω resistor.	14		
NC		15		
VIN	Supply voltage. A minimum capacitor of $0.1\mu F$ must be connected from this node to ground. This pin supplies the internal voltage reference and linear regulator.	16		
VIN	Supply voltage. A minimum capacitor of $0.1\mu F$ must be connected from this node to ground. This pin supplies the internal voltage reference and linear regulator.	17		
PGood	Power good flag. Pulled-down when FB is outside a given range or in an overcurrent event and pulled-up to VDD (internal 600k@ resistor) after soft-start sequence has successfully finished. Pull-up can be reinforced by connecting an external resistor between PGood and VDD.	18	^	
FB	Feedback pin of the control loop. Inverting input of error amplifier.	19		
SS/TR	Soft-start and track input. An external resistor from this node to ground can be used to increase the soft-start period. When driven by an external analog voltage lower than Vref, voltage tracking mode can be used.	20		
PSkipTh	Pulse-skipping threshold. Sets the minimum error amplifier output that makes the controller enter in pulse-skipping mode (PSkipEnbl=1).	21		
NC	V = =	22		
COMP	Output of error amplifier. This node should not see any resistive load with a DC path.	23		
PSkipEnbl	Enables operation in pulse-skipping mode when driven HIGH.	24	•	
CKOUT	Output of internal oscillator. It can be used to synchronize cascaded controllers.	25	•	
NC		26		
RT/SYNC	Sets the switching frequency. When driven by an external square signal, synchronizes the internal oscillator to this signal. Any external parasitic capacitance on this node decreases the nominal frequency.	27		
DrvPOL	Sets the operating polarity of the output drivers. When driven HIGH, HDrv is HIGH when active. When driven LOW, HDrv is LOW when active.	28	^	
DCLim	PWM duty-cycle limiting function. It fixes the upper limit of the error amplifier output "COMP". If COMP exceeds this limit, the input of the error amplifier will be internally clamped to the voltage present on DCLIM. Clamping level can be adjusted with an external resistor to GND. Internally set to 2/5 of VDD across a 100k resistor. Leave it floating for default mode or connect to VDD to disable its functionality.	29		
OCPMode	Sets the polarity of the over-current protection threshold. Negative when driven HIGH (buck) and positive when driven LOW (boost, flyback, push-pull).	30	^	
FREQ	Sets the operating frequency range of the internal oscillator. FREQ=0 => lower range; FREQ=1 => upper range. Only available at bare die level or in packaging upon request.	31	^	
GND	Ground.	32		
NC		33		
NC		34		
PGND	Power ground used by the output drivers. Set to same potential than GND through a star-like connection of the respective planes.	35		
PGND	Power ground used by the output drivers. Set to same potential than GND through a star-like connection of the respective planes.	36		
AsyncEnbl	When OCPMode=1, AsyncEnbl allows operation in asynchronous mode when driven HIGH. When driven LOW, the controller operates only in synchronous mode except if pulse-skipping mode is active. AsyncEnbl also interacts with OCPMode in order to control activity of LDrv. Read a more detailed description of the functionality of this pin in the "Internal Blocks and Functional Features" section of this datasheet.	37	^	
ocs	Sensing input of the over-current protection, referred to PGND. Parasitic capacitance between this node and noisy nodes must be minimized at PCB level. In buck (step-down) mode (OCPMode=1), connect OCS to VDD if not used. In boost, flyback, push-pull modes (OCPMode=0), connect OCS to GND if not used.	38		
NC		39		
LDrv / ADrv	Output for the synchronous rectifier transistor driver. In interleaved mode, ADrv is the output having the first activity.	40		
sw	Feedback from switching node for operation in asynchronous mode, if enabled. It is also used for current sense sampling in buck mode (OCPMode=1). Connect to VIN or VDD or keep floating if not used. Read a more detailed description of the functionality of this pin in the "Internal Blocks and Functional Features" section of this datasheet.	41		
HDrv / BDrv	Output for the main switch transistor driver. In interleaved mode, BDry is the output having the second activity.	42		
NC		43		
NC		44	i –	



RECOMMENDED OPERATING CONDITIONS

Parameter	Min	Тур	Max	Units
Supply voltage V in	61		35	V
Voltage on SWT, ENABLE, SW ² , OCS ²	0		V _{IN}	V
Voltage on digital inputs to GND. /LPMODE, PSkipEnbl, AsyncEnbl, IntrlMode, OCPMode, DrvPOL, FREQ	0		V _{DD}	V
Voltage on VOUT input to GND.	4.5	5	5.5	V
Voltage on DCLim	0.5		2 ³ (internally set)	V
Voltage on PSkipTh⁴	0.2 (internally set)		DCLim - 0.3	V
Operating Frequency				
F ₀				
FREQ=1 FREQ=0	50 ⁵	520 180	10005	kHz
Case Temperature ⁶ T _c	-50		175	°C

¹ Operation with input voltage 5V possible with bypassing of the internal linear regulator (VIN shorted to VDD).

² During transient operation, SW and OCS can reach values under OV and above VIN. Extreme values are limited by internal clamping diodes to GND and to VIN.

³ Theoretically, DCLim can be set to any voltage from 0.5V (internal threshold) to VDD. DCLim above 2V has no effect on the maximum duty cycle limitation. The default threshold if DCLim leave floating is 2/5VDD. DClim can be connected to VDD to deactivate its functionality (deactivation of the volt-second clamp).

⁴ PSkipTh must be at least 300mV below DCLim. PSkipTh has an internally set value of 200mV.

⁵ The frequency of the internal clock generator can be changed by the external addition of a capacitors or a resistor.

⁶ The -50°C to +175°C range for the case temperature is considered for the case where no current is externally drawn from pin VDD, other than to supply the XER30019-Q part.



ELECTRICAL SPECIFICATIONS

Unless otherwise stated, specification applies for VIN=6V to 35V, VDD=5V, -50°C<Tc<175°C.

Parameter	Condition	Min	Тур	Max	Units
Reference Voltage					
Internal Feedback	V 40V T 25%	1 100	1 210	1 224	.,
Reference Voltage V _{ref}	V _{IN} =10V, T _c =25°C.	1.186	1.210	1.234	V
Drift with Temperature	V _{IN} =10V, ΔT from -50°C to +175°C	20	60	100	nnm /°C
$(\Delta V_{REF}/V_{REF})/\Delta T$	$\Delta V_{REF} = V_{REF_Max}(\Delta T) - V_{REF_min}(\Delta T)$	20	60	100	ppm/°C
	V _{IN} sweep (ΔV _{IN}) from 6V to 35V				
Line regulation	$\Delta V_{REF} = V_{REF_Max}(\Delta V_{IN}) - V_{REF_min}(\Delta V_{IN})$				
ΔV_{REF}	T _c =25°C		6.7	13	mV
	T _c =175°C		10.7	17	IIIV
Supply Current					
Stand-by Supply Current	ENABLE=0V. VIN=35V (worst case)				
lvinsb	T _c =25°C		25	40	μА
IVINSB	T _c =175°C		52	70	μΑ
Dynamic Supply Current	F ₀ =520kHz. C _{load} =50pF on HDrv and LDrv,		2.7	3.2	mA
I _{VIND}	synchronous mode. T _c =175°C and VIN=35V (worst case)		2.7	5.2	IIIA
Supply Current Low-Power	V _{DD} =4V (/LPMODE=0), F _O =520kHz. C _{load} =50pF on HDrv and				
Mode	LDrv, synchronous mode, VIN=35V (worst case).		2.3	2.8	mA
IVINLP	LETV, Syntamonous moue, viiv-33 v (worst case).				
Supply Current Low-Power	5V supplied by external source through pin V _{OUT} and				
Mode with External Supply	/LPMODE=0, Fo=520kHz. Cload=50pF on HDrv and LDrv,		0.58	0.75	mA
I _{VINES}	synchronous mode, VIN=35V (worst case).				



ELECTRICAL SPECIFICATIONS (CONTINUED)

Unless otherwise stated, specification applies for VIN=6V to 35V, VDD=5V, -50°C<Tc<175°C.

Voltage Regulator Output Voltage Vob Vob Vin=10V, ILDAD=1mA, Tc=25°C /LPMODE=0 Drift with Temperature (ΔVob/Vob)/ΔT ΔVDE=0 Line regulation ΔVob/Vob Line regulation ΔVob/Vob Line regulation ΔVob/Alvob Line regulation ΔVob/ΔNob Line regulation ΔVob/Δ	3.9 4.875 20 -1.8 -3.5 35 20 40 25	4 5 60 0.73 -1.3 -2.6 45 25	4.1 5.125 100 1.30	V ppm/°C % mV/mA
Cutput Voltage	4.875 20 -1.8 -3.5 35 20 40	5 60 0.73 -1.3 -2.6 45 25	5.125	ppm/°C
Vob /LPMODE=0 (default) 1 Drift with Temperature V _{IN} =10V, I _{LOAD} =1mA (ΔV _{DD} /V _{DD} /ΔT ΔV _{DD} =V _{DD_Max} (ΔT)-V _{DD_min} (ΔT) Line regulation V _{IN} sweep (ΔV) from 6V to 35V, V _{DD} =4V or 5V, I _{LOAD} =1mA, T _c =175°C (worst case). Load regulation V _{IN} =10V, I _{LOAD} =1mA to 20mA T _c =-50°C T _c =175°C V _{IN} =10V, V _{DD} =5V (/LPMODE=1). See Figure 7. T _c =25°C T _c =175°C Maximum Output Current V _{IN} =10V, V _{DD} =4V (/LPMODE=0). See Figure 8. T _c =25°C T _c =175°C PWM Enable Voltage ENABLE going up. Worst case at T _c =-50°C VENON ENABLE going down. Worst case at T _c =175°C VENOFF ENABLE going up then down ENABLE Hysteresis² ENABLE going up then down ENABLE Current V _{EN} =0V V _{EN} =5V Load Capacitance².3 C _{VDD} Allowed value. Under Voltage Lockout V _{IN} going up. V _{DD} Start Voltage VIN going down. V _{UND} Stop Voltage VIN going down.	4.875 20 -1.8 -3.5 35 20 40	5 60 0.73 -1.3 -2.6 45 25	5.125	ppm/°C
TLMODE=1 TLMODE=1	-1.8 -3.5 35 20	60 0.73 -1.3 -2.6 45 25	100	ppm/°C
(ΔVop/Vop)/ΔΤ ΔV _{DD} =V _{DD_Max} (ΔΤ)-V _{DD_min} (ΔΤ) Line regulation V _{IN} sweep (ΔV) from 6V to 35V, V _{DD} =4V or 5V, ΔVop/Vop I _{LOAD} =1mA, T _c =175°C (worst case). Load regulation V _{IN} =10V, I _{LOAD} =1mA to 20mA ΔVop/ΔIvop T _c =175°C V _{IN} =10V, V _{DD} =5V (/LPMODE=1). See Figure 7. T _c =25°C T _c =175°C V _{IN} =10V, V _{DD} =4V (/LPMODE=0). See Figure 8. V _C =25°C T _c =175°C PWM Enable Voltage ENABLE going up. Worst case at T _c =-50°C VENON ENABLE going down. Worst case at T _c =175°C VENOFF ENABLE going up then down ENABLE Current V _{EN} =0V VEN V _{EN} =5V Load Capacitance ^{2,3} Allowed value. CVoD Under Voltage Vulor VIN going up. Vulor VIN going down.	-1.8 -3.5 35 20	0.73 -1.3 -2.6 45 25		%
Line regulation ΔV _{IN} sweep (ΔV) from 6V to 35V, V _{DD} =4V or 5V, ΔV _{DD} /V _{DD} Load regulation ΔV _{DD} /LoAD=1mA, T _c =175°C (worst case). V _{IN} =10V, I _{LOAD} =1mA to 20mA T _c =-50°C T _c =175°C V _{IN} =10V, V _{DD} =5V (/LPMODE=1). See Figure 7. T _c =25°C T _c =175°C V _{IN} =10V, V _{DD} =4V (/LPMODE=0). See Figure 8. T _c =25°C T _c =175°C PWM Enable Voltage V _{ENON} ENABLE going up. Worst case at T _c =-50°C ENABLE going down. Worst case at T _c =175°C ENABLE Hysteresis² V _{ENOFF} ENABLE going up then down ENABLE Current V _{EN} =5V Load Capacitance ^{2,3} C _{VDD} Under Voltage V _{EN} =5V Under Voltage V _{IN} going up. VIN going up. VIN going down. VIN going down.	-1.8 -3.5 35 20	0.73 -1.3 -2.6 45 25		%
ΔVod/Vod ILOAD=1MA, T _c =175°C (worst case). Load regulation ΔVod/Δlvod V _{IN} =10V, I _{LOAD} =1mA to 20mA T _c =-50°C T _c =175°C ΔVod/Δlvod V _{IN} =10V, V _{DD} =5V (/LPMODE=1). See Figure 7. T _c =25°C T _c =175°C Maximum Output Current IvDDMAX V _{IN} =10V, V _{DD} =4V (/LPMODE=0). See Figure 8. T _c =25°C T _c =175°C PWM Enable Voltage ENABLE going up. Worst case at T _c =-50°C PWM Disable Voltage ENABLE going down. Worst case at T _c =175°C VENOFF ENABLE going up then down ENABLE Hysteresis² ENABLE going up then down VENH ENABLE going up then down ENABLE Current V _{EN} =5V V _{EN} =5V Load Capacitance².³ Allowed value. CVDD Under Voltage Voltage VIN going up. Vulor VIN going down. Vulor VIN going down.	-3.5 35 20 40	-1.3 -2.6 45 25	1.30	
Load regulation V _{IN} =10V, I _{LOAD} =1mA to 20mA ΔVob/Δlvob T _c =-50°C T _c =175°C V _{IN} =10V, V _{DD} =5V (/LPMODE=1). See Figure 7. T _c =25°C T _c =175°C Maximum Output Current V _{IN} =10V, V _{DD} =4V (/LPMODE=0). See Figure 8. T _c =25°C T _c =175°C PWM Enable Voltage ENABLE going up. Worst case at T _c =-50°C VENON ENABLE going down. Worst case at T _c =-50°C VENOFF ENABLE going up then down ENABLE Hysteresis² ENABLE going up then down VENH ENABLE going up then down Ien V _{EN} =0V V _{EN} =5V Allowed value. Cvob Under Voltage Lockout V _{ULOR} VIN going up. V _{ULOR} VIN going down. V _{ULOF} VIN going down.	-3.5 35 20 40	-1.3 -2.6 45 25	1.30	
Load regulation AVop/Alvop Tc=-50°C Tc=175°C ViN=10V, VDD=5V (/LPMODE=1). See Figure 7. Tc=25°C Tc=175°C Maximum Output Current IVDDMAX VIN=10V, VDD=4V (/LPMODE=0). See Figure 8. Tc=25°C Tc=175°C PWM Enable Voltage VENON PWM Disable Voltage VENON ENABLE going up. Worst case at Tc=-50°C ENABLE going down. Worst case at Tc=175°C ENABLE Hysteresis² ENABLE going up then down ENABLE Current VENH ENABLE Current VEN=0V VEN=5V Load Capacitance²,³ CVDD Under Voltage Lockout VDD Start Voltage VIN going up. VIN going down.	-3.5 35 20 40	-2.6 45 25		mV/mA
AVob/Alvob C=-50°C Tc=175°C V _{IN} =10V, V _{DD} =5V (/LPMODE=1). See Figure 7. Tc=25°C Tc=175°C Tc=175°C V _{IN} =10V, V _{DD} =4V (/LPMODE=0). See Figure 8. Tc=25°C Tc=175°C Tc=175°C PWM Enable Voltage ENABLE going up. Worst case at Tc=-50°C PWM Disable Voltage ENABLE going down. Worst case at Tc=175°C ENABLE Hysteresis² ENABLE going up then down ENABLE Current V _{EN} =0V V _{EN} =5V Load Capacitance²,³ Allowed value. Cvob Under Voltage ViN going up. ViN going down. ViN going down. Vin going down. Vin going down. Vin going down. Vin going down. Vin going down. Vin going down. Vin going down. Vin going dow	-3.5 35 20 40	-2.6 45 25		mV/mA
Ic=1/5°C VIN=10V, VDD=5V (/LPMODE=1). See Figure 7. Tc=25°C Tc=175°C VIN=10V, VDD=4V (/LPMODE=0). See Figure 8. Tc=25°C Tc=175°C Tc	35 20 40	45 25 55		mV/mA
Maximum Output Current Ivodmax Ivodma	20 40	25 55		
Maximum Output Current Node Node Node	20 40	25 55		
VIN=10V, VDD=4V (/LPMODE=0). See Figure 8.	40	55		
VIN=10V, VDD=4V (/LPMODE=0). See Figure 8. Tc=25°C Tc=175°C				mA
T _c =25°C T _c =175°C PWM Enable Voltage VENON PWM Disable Voltage VENOF ENABLE going up. Worst case at T _c =-50°C ENABLE going down. Worst case at T _c =175°C ENABLE Hysteresis ² VENH ENABLE Current VEN=0V VEN=5V Load Capacitance ^{2,3} CVDD Under Voltage Lockout VDD Start Voltage VUN going up. VIN going down. VIN going down. VIN going down.				
T _c =175°C PWM Enable Voltage VENON PWM Disable Voltage VENOFF ENABLE going down. Worst case at T _c =-50°C ENABLE going down. Worst case at T _c =175°C ENABLE Hysteresis ² VENH ENABLE Going up then down ENABLE Current VEN=0V VEN=5V Load Capacitance ^{2,3} CVDD Under Voltage Lockout VDD Start Voltage VUNLOR VIN going down. VIN going down. VIN going down.				
PWM Enable Voltage VENON PWM Disable Voltage VENOFF ENABLE going down. Worst case at Tc=175°C ENABLE Hysteresis² VENH ENABLE going up then down ENABLE Current VEN=0V VEN=5V Load Capacitance².3 CVDD Under Voltage Lockout VOD Start Voltage VUNLOR VIN going down.	25	35		mA
VENON ENABLE going up. Worst case at Tc=-50°C PWM Disable Voltage ENABLE going down. Worst case at Tc=175°C VENOFF ENABLE going up then down ENABLE Hysteresis² ENABLE going up then down VENH VEN=0V VEN VEN=5V Load Capacitance²,³ Allowed value. CVDD Under Voltage Lockout VOD Start Voltage VIN going up. VULOR VIN going down. VULOF VIN going down.			2.2	+
PWM Disable Voltage VENOFF ENABLE going down. Worst case at T _c =175°C VENH ENABLE going up then down VEN=OV VEN=SV Load Capacitance ^{2,3} CVDD Under Voltage Lockout VOD Start Voltage VUNLOR VIN going down. VIN going down. VIN going down.		1.8	2.2	V
VENOFF ENABLE going down. Worst case at 1 _c =175 °C ENABLE Hysteresis ² VENH ENABLE Going up then down ENABLE Current VEN=0V VEN=5V Load Capacitance ^{2,3} CVDD Under Voltage Lockout VDD Start Voltage VUNLOR VIN going up. VIN going down. VIN going down.				+
ENABLE Hysteresis ² Venh ENABLE going up then down ENABLE Current Ven=OV Ven=5V Load Capacitance ^{2,3} Allowed value. Cvpb Under Voltage Lockout Von Start Voltage Vunor Von Stop Voltage Vunor Vin going down. Vin going down.	0.6	0.9		V
VENH ENABLE going up then down ENABLE Current VEN=OV VEN=5V Load Capacitance ^{2,3} Allowed value. VDD Start Voltage VUNLOR VDD Stop Voltage VUNLOR VIN going down. VIN going down.				+
ENABLE Current Ven=0V Ven=5V Load Capacitance ^{2,3} Allowed value. Cvdd Under Voltage Lockout Von Start Voltage Vonco Von Stop Voltage Vonco Vonc	0.2	0.4		V
IEN V _{EN} =5V Load Capacitance ^{2,3} Allowed value. CVDD Allowed value. Under Voltage Lockout VIN going up. Voucor VIN going up. VDD Stop Voltage VIN going down. Vullof VIN going down.				+
Load Capacitance ^{2,3} CVDD Under Voltage Lockout VDD Start Voltage VUNLOR VDD Stop Voltage VUN going up. VIN going down.	-6 -5		0	μΑ
CVDD Allowed value. Under Voltage Lockout VDD Start Voltage VUNUOR VIN going up. VIN going down.	-5		1	
Under Voltage Lockout VDD Start Voltage VUND Stop Voltage VIN going up. VIN going down.	0.3	1	10	μF
V _{DD} Start Voltage Vuv.or V _{DD} Stop Voltage VIN going up. Viv.or Viv.or				Т.
VUN going up. VDD Stop Voltage VIN going down.				
VUNLOR Voltage VIN going down.	3.8	4	4.2	V
V _{UVLOF} VIN going down.				ļ.
VUVLOF	3.4	3.7	3.9	V
Vpp Start-ston Hysteresis ²	3.1	3.7	3.5	ļ ·
VIN going up then down.	0.25	0.40	0.55	V
Vuvloh	0.23	0.40	0.55	
Soft Start / Tracking				
T _c =-50°C		145		
Equivalent Resistance ² $T_c=25^{\circ}\text{C}$		113		kΩ
R_{SS} $T_c=175^{\circ}C$		96		
Tracking Voltage Range ⁴				1
V _{SS/TR} must remain below the internal Vref (1.2V).	0.25		1.0	V
Tracking Offset on FB ² Erreur I Signet V _{SS/TR} =0.5V				
non défini. T _c =-50°C	-20	-30	-40	
$V_{FB-SS} = V_{FB} - V_{SS/TR}$ $T_c = 175^{\circ}C$	-60	-75	-90	mV
Oscillator	· -	, <u>-</u>		
T = 25°C No canacitor connected to RT/SVNC				T
Free Running Frequency FRFO=1	450	510	570	
FreQ=0	140	175	210	kHz
Oscillator accuracy Oscillator running from internal components.	140	±6	210	%
Adjustable Range ² With external components.	50	±0	1000	kHz
	50		1000	KHZ
Recommended Duty Cycles F=520kHz	15		85	%
of External Clock				+
V _{DD} =5V (/LPMODE=1).				
Minimum Achievable T _c =-50°C		220		ns
Off time?		160		ļ ··-
V _{DD} =4V (/LPMODE=0).				
1 _c =-50 C				ns
T _c =175°C		240		'''3
CKOUT Output Strength ² V _{DD} =5V (/LPMODE=1), T _c =175°C		240 180		
ICKOUT				mA

¹ XER30019 parts start-up with V_{DD} =5V even if low-power mode is enabled (/LPMODE=0 or floating). Transition from V_{DD} =5V to V_{DD} =4V occurs when PGood is asserted.

 $^{^{\}rm 2}$ Guaranteed by design and characterization data only. Not tested in production.

³ VDD must be externally connected to PVDD. The actual load capacitance is the total capacitance connected to VDD and PVDD.

⁴ In tracking mode the PWM controller operates in asynchronous mode, except if interleaved mode is active (IntrlvMode=1).



ELECTRICAL SPECIFICATIONS (CONTINUED)

Unless otherwise stated, specification applies for V_{IN} =6V to 35V, V_{DD} =5V, -50°C<T_c<175°C.

Parameter	Condition	Min	Тур	Max	Units
Saw-tooth Slope Generator					
Internal Saw-tooth Resistor ⁵					1.0
Rswt			150		kΩ
Internal Saw-tooth					
Capacitor ⁵			80		pF
Сѕѡт					'
Allowed saw-tooth voltages		4) /		.,	
Vswt		4V		V _{IN}	
Allowed current through			200		
SWT Bis terminal ²			200		μΑ
Pulse-skipping					
PSkipTh Pull-up Current ³	T _c =-50°C		11.5		
I _{PSTh}	T _c =175°C		13.1		μΑ
PSkipTh Internal					
Resistance to GND ³		17	20	23	kΩ
Resth					"
Recommended Range on					
PSkipTh Terminal ⁴		0.2		1	V
Vesth		512		_	,
Internal PSkipTh Offset ^{5,6}					
VPSOff		50	160	250	mV
Minimum Recommended					
On-time	PSkipEnbl=1.		50		ns
tonps	TORIPETION II.		30		113
Duty-cycle limit (DCLim)					1
Internal DCLim					1
Resistance to VDD ⁵	T _c =-50°C	130	145	160	kΩ
Roclim	T _c =175°C	81	90	99	1432
· vocam	Default value when left floating.	-2%	0.4VDD	+2%	
Internal DCLim Threshold	belaute value when lete houting.	270	0.1700	1.270	
V _{DCLim}	Recommended operational range using an external resistor	0.57		0.4VDD ⁸	V
V BCLIIII	to ground.	0.5		0.4700	
Overcurrent Protection	to ground.				1
Overeument Hotelann	V _{DD} =5V (/LPMODE=1).				
	$T_c=-50^{\circ}C$		37		
	T _c =25°C		48		μΑ
OCS Current	T _c =175°C		56		μ,
locs	V _{DD} =4V (/LPMODE=0).		30		
iocs	T _c =-50°C		30		
	T _c =25°C		39		μΑ
	T _c =175°C		45		μΛ
	V _{DD} =5V (/LPMODE=1).		+3		
	OCPMode = HIGH (Buck)		15		
OCS Threshold Voltage	OCPMode = HIGH (Buck) OCPMode = LOW (Boost, Flyback, Push-pull)		370		mV
_	$V_{DD}=4V$ (/LPMODE=0).		3/0		
V _{THOCS}	OCPMode = HIGH (Buck)		15		
			290		mV
	OCPMode = LOW (Boost, Flyback, Push-pull)	<u> </u>	₁ 290		1

² The reason for this current limit is to guarantee that the SWT_Bis node is completely discharged at the end of the saw-tooth signal.

 $^{^3}$ In production, only the voltage on PSkipTh (product R_{PSTh} x I_{PSTh}) is verified.

⁴ It shall always be lower than the voltage on DCLim by at least 300mV. Note that internally, V_{PSOff} (150mV approx.) is removed from this voltage before comparison with the saw-tooth. The crossing defines the minimum t_{on} in pulse skipping mode.

⁵ Guaranteed by design and characterization data only. Not tested in production.

⁶ The internal effective voltage for pulse skipping operation is the voltage on the PSkipTh terminal minus V_{PSOff}.

 $^{^{7}}$ It shall always be higher than the voltage on PSkipTh pin by at least 300mV.

⁸ DCLim can be connected to VDD in order to inhibit this functionality.



ELECTRICAL SPECIFICATIONS (CONTINUED)

Unless otherwise stated, specification applies for $V_{IN}=6V$ to 35V, $V_{DD}=5V$, $-50^{\circ}C < T_c < 175^{\circ}C$.

Parameter	Condition	Min	Тур	Max	Units
Error Amplifier					
Input Bias Current ²	T_c =175°C, V_{IN} =35V (worst case).		50	150	nA
Cialina Outaut Comant?	T _c =-50°C		65		
Sinking Output Current ²	T _c =25°C		115		μA
losnk	T _c =175°C		170		
	V _{IN} =6V (worst case)				
Sourcing Output Current ²	T _c =-50°C		25		^
losrc	T _c =25°C		19		mA
	T _c =175°C		14		
DC Gain ^{1,2} A ₀	R _L =∞		105		dB
Gain Bandwidth Product ² GBW	C _L =90pF	1.1	2		MHz
Digital Inputs (/LPMODE, PS	kipEnbl, AsyncEnbl, DrvPOL, IntrlMode, OCPMode)				4
HIGH Level Input Voltage	V _{DD} =5V (/LPMODE=1).	2.6	3.1	3.6	1,,
V _{T+}	V _{DD} =4V (/LPMODE=0).	2.1	2.5	3.0	V
LOW Level Input Voltage	V _{DD} =5V (/LPMODE=1).	1.3	1.9	2.5	1,,
V _{T-}	V _{DD} =4V (/LPMODE=0).	0.9	1.4	1.9	V
Hysteresis Voltage	V 5V//(DMODE 4)				
$(V_{T+}-V_{T-})^2$ V_{Hys}	V _{DD} =5V (/LPMODE=1). V _{DD} =4V (/LPMODE=0).	0.7	1.1	1.5	V
	Pulled-down inputs forced to VDD. V _{DD} =5V.				
Pull-down Strength ²	T _c =-50°C		60	90	
I _{PD}	T _c =175°C		23	45	μΑ
D. II. C	Pulled-up inputs forced to GND. VDD=5V.				
Pull-up Strength ²	T _c =-50°C		-75	-100	
IPU	T _c =175°C		-36	-55	μΑ
Output Drivers					
	Output sourcing 10mA. Worst case for V _{IN} =35V and				
Pull-up Output	T _c =175°C. See Figure 16.		78	95	Ω
Resistance ²	V _{DD} =5V (/LPMODE=1).				
	Output sourcing 10mA. Worst case for V _{IN} =35V and				
Ronh	T _c =175°C. See Figure 15.		83	100	Ω
	V _{DD} =4V (/LPMODE=0).				
	Output sinking 10mA. V _{IN} =6V to 35V, T _c =175°C (worst case).				
Dull dama Outant	See Figure 18.		29	45	Ω
Pull-down Output Resistance ²	V _{DD} =5V (/LPMODE=1).				
	Output sinking 10mA. V _{IN} =6V to 35V, T _c =175°C (worst case).				
R _{ONL}	See Figure 17.		33	50	Ω
	V _{DD} =5V (/LPMODE=1).				
Poak Sinking Output	V_{DD} =5V (/LPMODE=1). T_c =175°C (worst case).	35	45		m A
Peak Sinking Output Current ²	See Figure 20.	33	45		mA
	V _{DD} =4V (/LPMODE=0). T _c =175°C (worst case).	25	35		mA
I _{pDrv_sink}	See Figure 19.	25	33		IIIA
Peak Sourcing Output	V_{DD} =5V (/LPMODE=1). Worst case for V_{IN} =35V and T_c =175°C.	35	45		mA
Current ²	See Figure 22.	33	45		IIIA
I _{pDrv_source}	V_{DD} =4V (/LPMODE=0). Worst case for V_{IN} =35V and T_c =175°C.	25	35		mA
*purv_source	See Figure 21.	23	33		IIIA
AM	Time from HDrv / LDrv going down to LDrv / HDrv going up.				
	V _{DD} =5V (/LPMODE=1).				
	T _c =-50°C				
	T _c =-30 C	30	40	60	ns
Non-overlap Time ^{2,3}	10-173 0	45	60	90	113
t _{no}	Time from HDrv / LDrv going down to LDrv / HDrv going up.				
	V _{DD} =4V (/LPMODE=0).				
	T _c =-50°C				
	T _c =175°C	35	50	75	ns
	1, 1, 3, 6	55	75	110	''3

 $^{^{\}rm 1}$ The error amplifier is of type Miller OTA. Avoid connecting any resistive load with a DC path.

² Guaranteed by design and characterization data only. Not tested in production.

 $^{^3}$ External drivers must have on-off and off-on delays mismatch lower than t_{no} to avoid any shoot-through on the output transistors.



TYPICAL PERFORMANCE TO BE DONE TO BE DONE Figure 2. Reference voltage vs input voltage (V_{IN}) for different Figure 1. Reference voltage vs temperature for different input voltages (V_{IN}). temperatures. TO BE DONE TO BE DONE Figure 3. Current through VIN vs input voltage (V_{IN}) for different case Figure 4. Current through VIN vs input voltage (V_{IN}) for different case temperatures. Synchronous mode (PSkipEnbl=AsyncEnbl=0), V_{DD}=5V (/LPMODE=1), Asynchronous mode (AsyncEnbl=1) without pulse slipping (PSkipEnbl=0), Freq=520kHz, load capacitance on HDrv and LDrv 200pF. V_{DD}=5V (/LPMODE=1), Freq=520kHz, load capacitance on HDrv and LDrv 200pF. TO BE DONE

Figure 5. Current through VIN vs input voltage (V_{IN}) for different case temperatures.

Synchronous mode (PSkipEnbl=AsyncEnbl=0), V_{DD} =4V (/LPMODE=0), Freq=510kHz, load capacitance on HDrv and LDrv 200pF.

Figure 6. Current through VIN vs input voltage (V_{IN}) for different case temperatures with V_{DD} =5V supplied by external source through pin VOUT. Synchronous mode (PSkipEnbl=AsyncEnbl=0), /LPMODE=0, Freq=520kHz, load capacitance on HDrv and LDrv 200pF.

TO BE DONE



TYPICAL PERFORMANCE (CONTINUED) TO BE DONE TO BE DONE Figure 7. Maximum available output current from VDD vs input voltage Figure 8. Maximum available output current from VDD vs input voltage (V_IN) for several temperatures. $\dot{V_{DD}}\text{=}5V$ (/LPMODE=1). (V_{IN}) for several temperatures. $\dot{V_{\text{DD}}}\!\!=\!\!4V$ (/LPMODE=0). TO BE DONE TO BE DONE Figure 9. Free running frequency vs input voltage (V_{IN}) for different case Figure 10. Free running frequency vs input voltage (V_{IN}) for different case temperatures. V_{DD} =5V (/LPMODE=1 and FREQ=1). temperatures. VDD=4V (/LPMODE=0 and FREQ=1). TO BE DONE TO BE DONE Figure 11. Free running frequency vs input voltage (V_{IN}) for different Figure 12. Free running frequency of parts vs input voltage (V_{IN}) for

right e 11. Free fulfilling frequency of input voltage (V_{IN}) for different case temperatures. V_{DD} =5V (/LPMODE=1 and FREQ=0). different case temperatures. V_{DD} =4V (/LPMODE=0 and FREQ=0).



TYPICAL PERFORMANCE (CONTINUED) TO BE DONE TO BE DONE Figure 13. Pull strength of pulled-down digital inputs when pulled to Figure 14. Pull strength of pulled-up digital inputs when pulled to GND vs VDD vs temperature. V_{IN} =6V and 35V, V_{DD} =5V. temperature. V_{IN} =6V and 35V, V_{DD} =5V. TO BE DONE TO BE DONE Figure 15. High-state on-resistance of output drivers vs input voltage Figure 16. High-state on-resistance of output drivers vs input voltage (V_{IN}) (V_{IN}) for different case temperatures. Device sourcing 10mA, $V_{\text{DD}}\text{=-}4V$ for different case temperatures. Device sourcing 10mA, V_{DD} =5V(/LPMODE=0). (/LPMODE=1). TO BE DONE TO BE DONE Figure 17. Low-state on-resistance of output drivers vs input voltage Figure 18. Low-state on-resistance of output drivers vs input voltage (V_{IN}) (V_{IN}) for different case temperatures. Device sinking 10mA, $V_{\text{DD}}\text{=}4V$ for different case temperatures. Device sinking 10mA, V_{DD} =5V

(/LPMODE=1).

(/LPMODE=0).



TYPICAL PERFORMANCE (CONTINUED)




Figure 19. Peak sinking current capability of output drivers vs input voltage (V_{IN}) for different case temperatures. V_{DD} =4V (/LPMODE=0).

Figure 20. Peak sinking current capability of output drivers vs input voltage (V_{IN}) for different case temperatures. V_{DD} =5V (/LPMODE=1).




Figure 21. Peak sourcing current capability of output drivers vs input voltage (V_{IN}) for different case temperatures. V_{DD} =4V (/LPMODE=0).




Figure 22. Peak sourcing current capability of output drivers vs input voltage (V_{IN}) for different case temperatures. V_{DD} =5V (/LPMODE=1).




Figure 23. Buck (step-down) test configuration



TO BE DONE TO BE DONE To Be DONE To Be DONE Figure 24. Comparison of full synchronous (dashed lines) and optimized mode with asynchronous mode and pulse-skipping mode enabled (plain lines) for several ambient temperatures, V_{N=}7V. See Figure 23. To BE DONE To Be DONE Figure 25. Comparison of full synchronous (dashed lines) and optimized mode with asynchronous mode and pulse-skipping mode enabled (plain lines) for several ambient temperatures, V_{N=}30V. See Figure 23. Figure 26. Efficiency vs load current for input voltages for T_{N=0}=50°C. Figure 27. Efficiency vs load current for input voltages for T_{N=0}=175°C.

Figure 26. Efficiency vs load current for input voltages for T_{amb} =-50°C. Buck (step-down) configuration with operation in asynchronous mode and pulse-skipping mode enabled. See Figure 23.

Figure 27. Efficiency vs load current for input voltages for T_{amb}=175°C. Buck (step-down) configuration with operation in asynchronous mode and pulse-skipping mode enabled. See Figure 23.



THEORY OF OPERATION

Introduction

The XER30019 is a voltage-mode PWM controllers able to operate from -50°C to +175°C, with supply voltages from 6V to 35V.

Integrated features include internal voltage reference and linear regulator, under-voltage lockout, synchronizing and externally tunable on-chip oscillator, programmable soft-start period with tracking capabilities, level and polarity programmable hiccup-mode over-current protection, anti-shoot-through, selection of the operating polarity of output drivers, programmable duty cycle limitation, possible interleave mode, low-power mode, asynchronous mode and pulse skipping mode with adjustable threshold.

Operation Modes


Low-power mode

Low-power mode operation (/LPMODE=0) allows a 5V output voltage from the DC-DC converter to be supplied to the PWM controller through the VOUT terminal. This voltage bypasses the internal linear regulator greatly reducing the current drawn from VIN and hence improving efficiency. Even without an external 5V, the low power mode can be forced. In this case, the PWM will operate under a 4V supply voltage generated by the internal LDO after the startup period. During the startup period, the internal LDO provides a 5V supply to the PWM. Once the PGood flag of the circuit is asserted, the LDO provides a 4V level.

Automatic transition to asynchronous mode

This mode is only available for Buck like converters. This mode is defined when OCPMode=1 (default mode thanks to the internal pull-up). For buck-like converters, automatic transition to asynchronous mode is allowed by setting AsyncEnbl=1 (or floating) or PSkipEnbl=1. In such a case, inversion of the inductor current in buck mode is detected by sensing the voltage on the switching node SW.

When the inductor current inverts during one cycle, conduction of the synchronous rectifier is disabled on the next cycle. When it is detected that the rectifier current does not inverts during one cycle, conduction of the synchronous rectifier is allowed in the next cycle. The controller toggles then automatically between synchronous and asynchronous modes depending on output current. This feature allows improving the DCDC efficiency at moderate and low current load.



When OCPMode=0 (i.e. not a Buck-like converter), the AsyncEnbl input, when grounded, turns-off the LDrv output, except in the interleaved mode (IntrlvMode=1) where AsyncEnbl has no effect on the ADrv output.

Pulse-skipping mode (case OCPMode=1)

When pulse-skipping mode is enabled (PSkipEnbl=1), automatic transition from synchronous to asynchronous modes is also forced, even if AsyncEnbl=0. Once the PWM duty-cycle becomes too low (threshold defined by the voltage on PSkipTh), the PWM controller will skip some clock periods. This occurs only at light load currents, where the load capacitance is able to supply the load during several clock periods without receiving energy. As long as the load current is low enough, the PWM will only provide some pulses with a fixed on-time as to keep the average output current. Output pulses are anyway synchronous with the internal clock. Once the load current starts increasing again, the system will skip less and less pulses before going back to asynchronous mode. If the load current further increases, the system will automatically switch to synchronous mode, depending on the voltage polarity on the SW node at the end of each clock period.

With OCPMode=1, the controller is always forced to go in asynchronous mode (i.e. LDrv output off) before entering into pulse skipping mode (i.e. LDrv still off and HDrv off for some clock periods).

In all cases, as long as the FB voltage is below 90% of the internal 1.2V reference, the LDrv output is off and the pulse skipping mode is authorized, whatever the PSkipEnbl level.

Pulse-skipping mode (case OCPMode=0)

With OCPMode=0, there is no asynchronous mode detector. The SW input is no longer monitored. If SW is available at the package level, it is recommended to leave SW floating (do not connect SW to VDD or VIN). In this mode HDrv and LDrv outputs work in complementary way (unless interleave mode is enabled) and the pulse skipping functionality still exists. As long as FB is below 90% of the internal 1.2V reference, the pulse skipping mode is forced, whatever the state of PSkipEnbl. Above this threshold, if PSkipEnbl=1, the LDrv is always the complementary of the HDrv as there is no asynchronous detector for this mode of operation. When OCPMode=0, it is possible to block the LDrv output by setting the AsyncEnbl input to ground. This reduces the dynamic consumption of the controller if the LDrv output is not required.

HDrv and LDrv operating mode


Outputs HDrv and LDrv behave differently depending on the programmable features used. In all cases, both outputs are never ON at the same time.


When in interleaved mode, the internal PWM signal is dispatched alternatively through the ADrv (LDrv) and BDrv (HDrv) outputs at every clock period¹. This feature can be used in push-pull converters. In this case, OCPMode should be LOW.

When not in interleaved mode:

- Whenever ENABLE goes low or an under voltage occurs on VDD, both HDrv and LDrv outputs are OFF.
- During start-up or under any loss of regulation, the activity of HDrv and LDrv depends upon the status of control signals.
- In synchronous mode, both HDrv and LDrv are complementary (non-overlapped outputs).
- In asynchronous mode, LDrv is allowed to be OFF depending on the switching span of SW terminal, while only the HDrv is a copy of the internal PWM².
- It is also possible in some cases to turn off permanently the LDrv output in order to reduce the dynamic power consumption if LDrv not needed.³
- ¹ At turn on, once VDD goes above the UVLO threshold, the first active output of the interleave mode is ADrv (LDrv).
- ² Depending on the DrvPOL pad status, HDrv can be active by HIGH state (default) or by a LOW state.
- ³ OCPMode=0, AsyncEnbl=0


Condition	HDrv / BDrv	LDrv / ADrv		
ENABLE=0	Off	Off		
FB < 90% of V _{REF} (start-up, loss of regulation)				
IntrlvMode=0	, C			
IntrlvMode=1	Active	Active		
FB > 120% of V _{REF} (loss of regulation)				
IntrlvMode=0	Off	Active		
IntrlvMode=1	l Oil	Off		
Synchronous mode (AsyncEnbl=0, PSkipEnbl=0)	Active	Active		
OCPMode=0 and AsyncEnbl=0	Active	Off		






Input DrvPOL changes the polarity of HDrv and LDrv. DrvPOL HIGH means that HDrv and LDrv are active when in HIGH state. Conversely, DrvPOL LOW makes HDrv and LDrv to be active when LOW. This feature allows parts of the XER30019 to be used with non-inverting or inverting drivers as well as N-type or P-type transistors. This feature is only available at die level or in a custom packaging configuration.







Internal Blocks and Functional Features Supply voltage generation

The power supply block is composed by a voltage reference, a linear voltage regulator and a supply monitoring block.

An auxiliary input VOUT is used in case where the user de-sires to feed back the DC-DC output voltage to supply the controller. In such a case the DC-DC output voltage must be set to $5V (\pm 10\%)^4$ only. This operating mode must be enabled by setting /LPMODE=0.

The low-power mode can also be used without feeding back a voltage on VOUT. Indeed, in this case when /PGood is asserted, the internal regulator supplies all blocks (including external power drivers if desired) with a lower voltage (4V).

⁴ WARNING: if the voltage applied on VOUT is higher than 5.5V, the part may be permanently damaged. See "Recommended Operating Conditions" section.

Voltage reference

The voltage reference is of type band-gap and has a fixed output of 1.2V. This reference is used within the internal linear regulator as well as in the control loop as input of the error amplifier.

Linear voltage regulator

The linear voltage regulator supplies the internal circuitry as well as any external block connected to node VDD. The nominal output voltage is 5V, but it provides 4V when in low-power mode (/LPMODE=0) after PGood flag is asserted. The internal regulator is able to source up to 25mA for both output voltages. When ENABLE is pulled LOW, the internal LDO shuts down its output to GND.

The linear regulator output VDD must be externally connected to PVDD (eventually through some low-pass filtering) in order to supply the controller output buffers of HDrv & LDrv. A total load capacitance (on VDD & PVDD) between 300nF and 10uF is recommended for stability reasons. For proper operation, an input capacitor on VIN is also required (100nF or more).

Enable

When the ENABLE input goes under V_{ENOFF} threshold, XER30019 parts enter into shutdown mode, with the internal linear regulator and drivers outputs turned off. Output VDD is internally pulled down with a strength of about 1mA to prevent any unwanted behavior. The VDD terminal of the XER30019 cannot be forced to any voltage while ENABLE is LOW, otherwise malfunction or damage may occur. In case one of the outputs of the DC-DC converter (5V only) is connected to the VOUT terminal, this output voltage will discharge with a current of 1 mA. Additionally, PGood terminal is pulled down. When ENABLE is pulled above V_{ENON} , the PWM controller initiates a soft-start cycle.

ENABLE must not be connected to VDD (or PVDD) as this would prevent the internal regulator to start up. If not used, connect ENABLE to VIN.

Under-voltage lockout (UVLO)

The UVLO block monitors the supply voltage on VDD, ensuring that the internal oscillator and output drivers remain in the off state and by resetting the internal voltage of the SS/TR input to GND whenever VDD is below an internally set threshold. Notice that SS/TR can still be forced to a positive voltage, in case a voltage source is connected to implement

the tracking functionality. Normal operation is achieved whenever VDD voltage goes above 4V. The UVLO block activates again whenever VDD drops below 3.5V. When VDD goes above 4V, the XER30019 initiates a soft-start sequence.


Oscillator

The internal oscillator generates a square clock signal (duty-cycle=50%) CkRC based on internal $R_{\rm ck}$ and $C_{\rm ck}$. External resistor (decrease) and capacitor (increase) can be used in parallel with the internal ones through node RT/SYNC and CKOUT in order to change the oscillating frequency.


The oscillation frequency is given by the following relation (not taken into account the $1.5k\Omega$ ESD resistor):

$$Freq = \frac{1}{T_{CK}} = \frac{1}{0.45 \cdot R_{Eff} \cdot C_{Eff} + 350 ns}$$

 $R_{Eff}=R_{Ext}//R_{ck}$ and $C_{Eff}=C_{Ext}+C_{par}+C_{ck}$.




The following figure shows the evolution of signals on RT/SYNC, CKOUT, the internal PWM clock $\mathsf{Ck}_{\mathsf{PWM}}$ and HDrv.



The signal on RT/SYNC is the charge and discharge of series resistor and capacitor between two thresholds equally spaced from $V_{DD}/2$. This leads to a CKOUT signal with a duty ratio close to 50%. When CKOUT goes up, an internal monostable is triggered ensuring a minimum off-time of the signal on HDrv. This minimum off-time of about 100ns sets the limit of the maximum possible output duty ratio. The internal PWM (HDrv) signal is triggered ON at the rising edge of the internal CK_{PWM} signal.

Synchronization of a PWM controller to an external clock, provided by another PWM controller or independent clock, is possible by directly driving the RT/SYNC terminal of the slave controller by the desired clock signal. The source providing the synchronizing clock must have an output impedance smaller than 6k.

The following figure shows a CLK signal fed to the RT/SYNC terminal of a slave controller. Notice that there is a phase inversion between the voltage on RT/SYNC and CKOUT of the slave device.



Saw-tooth signal generation


The saw-tooth signal is generated by the charge of an internal capacitor C_{SWT} (80pF) through an internal resistor R_{SWT} (150k $\overline{2}$). The XER30019 allows the addition of an optional external resistor in series with the internal R_{SWT} (150k $\overline{2}$), placed between node SWT and a positive supply



voltage. The parasitic capacitance on pin SWT must be minimized (10pF or lower if possible).

In Buck-like converters, using VIN as positive supply for the external saw-tooth resistor allows implementing the voltage feed-forward in order to have a loop gain independent of the supply voltage.

In a more general case, an external resistor R_{SWT_Ext} can be added to the internal R_{SWT} and a voltage different from V_{IN} can be used for saw-tooth signal generation. In such a case the total effective resistance $R_{SWT_Tot} = R_{SWT} + R_{SWT_Ext}$ must be considered.



The slope of the internal saw-tooth signal used for PWM generation is given by

$$Slope_{SWT} = \frac{V_{SWT}}{R_{SWT_Tot} \cdot C_{SWT}}$$

The minimum allowed V_{SWT} voltage is 4V.

If V_{IN} and only the internal R-C components are used for saw-tooth generation, the slope value is

$$Slope_{SWT} = \frac{V_{IN}}{R_{SWT} \cdot C_{SWT}} = \frac{V_{IN}}{150k\Omega \cdot 80pF} = \frac{V_{IN}}{12\mu sec}$$


For loop gain determination, what matters is the "theoretical" peak sawtooth voltage obtained from the following equation

$$V_{Peak} = \frac{V_{SWT}}{R_{SWT_Tot} \cdot C_{SWT} \cdot Freq} = \frac{V_{SWT}}{R_{SWT_Tot} \cdot C_{SWT}} \cdot T_{CK}$$

Freq=1/T_{CK} is the oscillation frequency of the PWM clock.

Note that V_{Peak} is the theoretical value that the internal saw-tooth signal would reach at the end of the clock period. Even if the theoretical V_{Peak} can be of several volts, what is really relevant is that the intersection between the saw-tooth signal and COMP happens under 2V. Otherwise said, the value of COMP in steady state should be 2V maximum. The intersection between the saw-tooth signal and COMP determines the maximum duty cycle that the PWM controller can reach in the target application.

The SWT_Bis node allows bypassing the internal saw-tooth generation resistor R_{SWT} , directly accessing to the internal capacitor terminal. The SWT_Bis terminal can be used to implement current-mode control by adding some external components. To ensure a correct reset of the saw-tooth signal, the injected current through SWT_Bis should not be higher than $200\mu A$.



Soft-start and tracking functionality

The soft-start feature of the XER30019 controls the output voltage rise speed, limiting the inrush current during start-up. External resistor and capacitor can be added from the SS/TR node to GND in order to increase the soft-start period. The soft-start period is determined by the equation (Freq is the clock frequency):

$$t_{SS} = \frac{1.2V \cdot 2^{14}}{Freq \cdot V_{DD}} \cdot \frac{R_{SSExt} + 127k}{R_{SSExt}} \text{ with } R_{SSExt} > 40 \text{k} ?$$

If no external resistor is used:

$$t_{SS} = \frac{1.2V \cdot 2^{14}}{Freq \cdot V_{DD}}$$

When the SS/TR input is driven by an external source below Vref, the output voltage tracks the voltage applied on SS/TR. Notice that there is a systematic offset between SS/TR and FB during operation (see Electrical Specifications section). For any mode other than the Interleaves mode of operation, output LDrv/ADrv is inactive whenever the voltage on SS/TR is below 90% of Vref.


Power-good flag

PGood is an active-HIGH output flag indicating that the DC-DC output is within a given range of values and that no overcurrent event is present. Output voltage sensing is performed on node FB. Whenever FB goes outside the range 90-120% of Vref (1.2V), PGood is immediately pulled down. In case of an overvoltage on FB (>120%Vref), the high-side output driver (HDrv) is turned off until FB reaches 90% of Vref. in which case the controller enters again into normal operation. Once that FB goes back above 90% of Vref, the PGood flag remains low for a period of about 256 clock cycles. When the HDrv driver is active again the output of the error amplifier COMP may be at an elevated value, depending on the loop filter speed. If COMP remains below DCLim, the value of COMP will determine the output duty-cycle. If COMP is slightly above DCLim, the output duty-cycle is determined by DCLim. If COMP goes above DCLim + 1.5V, the controller understands this situation as a critical error and selfresets, giving rise to a full soft-start cycle. If DCLim is externally forced above 2V, when the HDrv starts operating again, as COMP could be quite high, the output duty-cycle could be close to 100%. Depending on components used for the output LC filter and loop filter, this operation at high duty-cycle may give rise to an output overshoot, setting FB again above 120% and starting over a new recovery cycle. For this reason, it is strongly recommended to limit the duty-cycle by setting DCLim to an adequate value.

In an overcurrent (or short-circuit) event, PGood is immediately set LOW and an overcurrent recovery cycle starts followed by a soft-start cycle. PGood is also pulled down in case of UVLO conditions and whenever ENABLE is LOW.

PGood output is softly pulled up to VDD through an internal 600k2 resistor. Pull-up strength can be reinforced by connecting an external resistor between PGood and VDD. It is not allowed to pull PGood higher than VDD.





Error amplifier

The XER30019 error amplifier is of Miller-type OTA. The amplifier is capable of using Type II or Type III compensation filters, though in all cases the filter feedback must not have any DC path (capacitive feedback only) in order to keep a large DC gain.

In open loop, the error amplifier presents a GBW above 1.1MHz and a phase margin better than 40° for load capacitances up to 90pF. At PCB level, the FB and COMP nodes should be protected from any noisy signal.

PWM signal generation

XER30019 parts can operate in standard or pulse-skipping PWM generation modes.

In standard PWM mode, the internal saw-tooth signal is compared against the minimum of COMP (output of the error amplifier) or DCLim (dutv-cycle limitation).

The DCLim analog input allows clamping of the maximum PWM duty-cycle (volt-second clamping). When the saw-tooth reaches Min[COMP, DCLim], a reset is asserted to the PWM logic, which in turn resets HDrv to the off state.

In a buck architecture, this duty-cycle limitation allows limiting the inductor current increase during the high side turn-on period (where the short-circuit protection is not active) in case of short-circuit. As soon, as the ON period finishes, the short-circuit protection senses the inductor current and immediately turns the PWM off if required.

In a flyback, forward or push-pull architecture, the volt-second clamping functionality provided by DCLim can be used to prevent transformer saturation.

The DCLim voltage is set by default to 40% of the VDD voltage (i.e. 2V for VDD=5V) with an internal 120k Ω resistor. The DCLim threshold can be lowered if needed using an external resistor to ground (R_{DCLim}) or an external voltage source. It is not recommended to set DCLim above 2V. However, if the DCLim functionality is not desired, DCLim can be directly connected to VDD, but in this case there is no volt-second clamping. The volt-second clamping is given by

$$V_{SWT} \cdot t_{ON} = V_{DCLimit} \cdot R_{SWT_Tot} \cdot C_{SWT}$$

The default volt-second clamping value is 24V.µsec (VDCLim=2V, RSWT=150k2, CSWT=80pF).

From the equation above, the maximum ON time that can be achieved with the internal R_{SWT} and C_{SWT} for given V_{IN} and $V_{DCLIm}\, is$

$$t_{ON_Max} = \frac{V_{DCLimit}}{Slope_{SWT}} = \frac{V_{DCLimit} \cdot R_{SWT_Tot} \cdot C_{SWT}}{V_{IN}}$$


Knowing $t_{\text{ON_Max}}$, the maximum achievable duty-cycle is

$$D_{Max} = t_{ON_Max} \cdot Freq = \frac{t_{ON_Max}}{T_{CK}}$$

This gives a maximum ON time determined by V_{IN} as follows

$$t_{ON_Max} = \frac{2V \cdot 150k\Omega \cdot 80pF}{V_{IN}} = \frac{24V \cdot \mu sec}{V_{IN}}$$

If COMP goes above DCLim + 1.5V, the PWM controller interprets this as an "unusual" event (rapid overload or lost of control loop) and it enters into a short-circuit recovery cycle. See section "Over-current protection" below.



For improved efficiency at low load currents, pulse-skipping mode can be used by ensuring PSkipEnbl=1. When pulse-skipping is enabled, the equivalent circuit of the PWM generator can be depicted as in the figure below.

During start-up, pulse-skipping mode is forced to ensure that settling to the final output voltage is achieved smoothly even for operation under very low duty ratios. An analog input PSkipTh is used to set minimum allowed on-time which must be adapted for given Vin-Vout-Freq parameters. For Buck converters (OCPMode=1), pulse-skipping mode takes place when operating in asynchronous mode only. In pulse-skipping mode, the output of the error amplifier is also compared against the saw-tooth signal, but in this case if COMP is under a given threshold, the controller keeps a minimum ton given by:

$$\begin{split} t_{ON} &= \frac{V_{PSTh} - V_{PSOff}}{S_{SWT}} \\ V_{PSTh} &= \left(\frac{V_{DD}}{R_{PSExt}} + I_{PSTh}\right) \cdot (R_{PSExt} / / 20k) \end{split}$$

 V_{PSOff} =150mV, S_{SWT} = V_{IN} /($R_{SWTEff}C_{SWT}$), I_{PSTh} =12 μ A

In the previous equation it is supposed that an external R_{PSExt} is used between VDD and PSKipTh. If no R_{PSExt} is used, V_{PSTh} =250mV. When COMP is below PSkipTh, a dedicated block masks the clock setting pulses. The system enters into fixed t_{ON} mode which leads to a variable effective output frequency, but still synchronized by the internal clock which runs at a fixed frequency.

In a general case for a Buck converter where a voltage V_{SWT} is used to generate the saw-tooth signal, the output current at which pulse-skipping starts can be approximately determined by

$$I_{OutPS} = \frac{Freq \cdot \left[R_{SWT_Tot} \cdot C_{SWT} \cdot \left(V_{PSTh} - V_{PSOff}\right)\right]^2}{2 \cdot L} \cdot \frac{V_{IN} - V_{OUT}}{V_{SWT}^2 \cdot V_{OUT}} \cdot V_{IN}$$

In case input voltage feed forward is used $(V_{SWT}=V_{IN})$ the equation for I_{OUPPS} becomes

$$I_{OutPS} = \frac{Freq \cdot \left[R_{SWT_Tot} \cdot C_{SWT} \cdot \left(V_{PSTh} - V_{PSOff} \right) \right]^2}{2 \cdot L} \cdot \frac{V_{IN} - V_{OUT}}{V_{IN} \cdot V_{OUT}}$$


If R_{SWT_Tot} =150k Ω , C_{SWT} =80pF, L=10 μ H, V_{IN} =30V, V_{OUT} =5V and V_{PSTh} =0.5V, Freq=520kHz, then I_{OutPS} =76mA.

Over-current protection

Over-current protection is achieved by sensing the voltage on a resistor in series with the source of the low-side transistor or directly on the



switching node SW (assuming that the R_{ON} of the synchronous rectifier transistor is known).



Control input OCPMode sets the sensing polarity on OCS node. For a Buck converter, the voltage sensed is negative (OCPMode=1). For boost, flyback or push-pull converters, the voltage sensed is positive (OCPMode=0).

An external resistor together with an internal current source locs are used to set the over-current detection threshold. When an overcurrent state is detected, a recovery cycle starts immediately turning off the output drivers for a period of about 16100 clock cycles. After this period a new soft-start sequence is reinitiated. In this mode, hiccup current limiting is achieved.

The overcurrent threshold is determined by:

$$I_{OCP} = \frac{R_{OCS}}{R_{sense}} \cdot I_{OCS} \qquad \text{for OCPMode=1}$$

$$I_{OCP} = \frac{V_{THOCS} - I_{OCS}.R_{OCS}}{R_{sense}} \quad \text{ for OCPMode=0}$$

For the second case (OCPMode=0), R_{OCS} should preferably be smaller than 3-4k Ω , as larger values would give a poor precision on the short circuit protection threshold. Due to the fast-transient response of the node used for current sensing, any parasitic capacitance on node OCS makes a low-pass filter with R_{OCS} resistor. To compensate for this effect, an external capacitor can be placed in parallel with R_{OCS} . This capacitor should be at least one order of magnitude larger than the expected parasitic capacitance on the OCS pin.

As mentioned in the previous PWM section, the short-circuit protection through the OCS sensing operates just after PWM signal goes low if OCPMode=1 and just before the end of the ON time of the PWM if OCPMode=0.

With OCPMode=1, terminal SW is used as a trigger to enable the OCS detection. This means that SW shall go below 0V to enable OCS detection on the current conduction cycle. This triggering mechanism is not present, nor needed, when OCPMode=0.

If the current increase through the inductor during the ON time of the PWM can be larger than the expected short-circuit current protection threshold, it is highly recommended to limit the maximum duty cycle using the DCLim analog input pin.

Indeed, a second short circuit protection is also integrated by means of the DCLim pin. This protection triggers a short-circuit recovery cycle whenever the error amplifier goes outside its linear regime (COMP above DCLim + 1.5V). For a strong short-circuit event (i.e. very low load impedances), COMP can rise quickly towards VDD (speed depends on the external RC filter of the error amplifier). In such a case, the XER30019 will consider a short-circuit event happened, even if the current sense is still in the blind period. On the other side, in case of an overcurrent (i.e. not strong short circuit), the COMP output rising can be much slower, so that the overcurrent event could be detected quite late. In such case, the over current will be first detected by the short circuit protection through the OCS terminal.

It is important to notice that second short circuit protection based on DCLim is always active, even if the OCS pin is not used. Nevertheless, it is possible to inhibit this second protection by connecting DCLim to VDD in the packages that have available DCLim. In such a case it is no longer possible to limit the maximum duty cycle of the PWM controller.

Output drivers & drivers control

The output drivers are able to source and sink at least 50mA at 175°C. By default, the HDrv and LDrv outputs are considered ON when they are at HIGH level. However, at die level, there is a pad DrvPOL which, when

grounded, allows to reverse the logic (ON at LOW level). Both the LDrv and HDrv outputs are referenced to PGND and are able to provide a signal up to 5V (PVDD) of amplitude.

The drivers control block has anti-shoot through capabilities. Prevention of cross conduction is achieved by feeding back HDrv and LDrv nodes to the drivers control block for whatever the DrvPOL state. However, it is important that the used external drivers (high side and low side) present a delay mismatch smaller than the non-overlap period of the XER30019 controller defined earlier in the electrical specification.

System start-up is carried out in pulse-skipping mode forced internally until FB goes above 90% of the internal 1.2V reference.

In case an overcurrent event is detected, both the HDrv and LDrv outputs are set OFF for an internally timed recovery period. After this recovery period, a soft-start cycle is initiated.

When an overvoltage event is detected (FB going above 120% of 1.2V), the HDrv is set off, while and LDrv remains active, until FB recovers to 90% of Vref (1.2V).

For Buck converters only (OCPMode=1), a special feature, called "Forced bootstrap capacitor pre-charge" has been introduced in order to force the switching node SW to ground at some moments thus making sure the bootstrap capacitor charges. This is critical for the external high-side driver in order to guarantee a minimum charging of the associated bootstrap capacitor when the driver has no integrated charge pump circuitry. In normal operation (except pulse skipping), the SW node of a Buck converter is supposed to go to a slightly negative voltage at each clock period. At that moment, the bootstrap capacitor can be precharged. The high side driver will then operate as expected. If for any reason, the bootstrap capacitor is not pre-charged enough, the high side switching device cannot be turned on correctly anymore. The result is that the SW node will not be pulled down any more below ground by the output inductor. This can be an incorrect stable state from which the DC-DC cannot recover from itself. In order to avoid such condition, the XER30019 controller (when OCPMode=1) continuously checks if the SW node goes bellow about +1V at each clock period. If during 16 consecutive clock periods, the SW node never goes below this threshold, the PWM logic will force the LDrv output ON the next clock period as soon as the HDrv output is OFF. In practice, the duration of the LDrv pulse is very short (100ns range). As soon as SW goes below +1V, the LDrv turns OFF. Even during this short pulse, the system guarantees that HDrv and LDrv are never ON together.

In normal operation, the short LDrv pulse that occurs whenever SW remains positive over 16 clock periods can be observed at very low load current condition, when the system goes in deep pulse skipping (i.e. the PWM remains OFF for more than 16 clock periods) due to low load currents. The effect of this brief pulse on the output voltage ripple is nearly not visible. Without this short pulse, the bootstrap capacitor could discharge during asynchronous or pulse skipping operation and block the system. In case this "Forced bootstrap capacitor pre-charge" feature is not desired; it is possible to deactivate it by setting AsyncEnbl=0 and PSkipEnbl=1. This feature is not available for non-Buck converters (OCPMode=0).

System design guidelines

- FB, COMP and OCS terminals are sensitive to system noise.
 Layout these terminals with minimum parasitic capacitance and avoid any possible coupling with SW, HDrv, LDrv, CKOUT and PGOOD signals.
- Noise on RT/SYNC could cause erratic behavior of the internal clock generator. Avoid any possible coupling with SW, HDrv, LDrv, CKOUT and PGOOD signals. In case a capacitor is connected to RT/SYNC to slow down the clock, connect the capacitor to a noiseless GND. Do not connect this capacitor to PGND under any condition.
- Notice that terminal OCS is relative to PGND (not GND).
- Connect a capacitor of at least 1nF on terminals determining operational thresholds (PSKipTh and DCLim) to avoid any possible noise. For PSkipTh connect this capacitor to GND and for DCLim connect the capacitor to VDD.
- When using "input voltage feedforward", connect SWT to VIN through a resistor of at least 100Ω.




Summary of Operating Modes

Desired Functionality	OCPMode	PSkipEnbl	AsyncEnbl	IntlvMode
Buck mode with asynchronous and pulse skipping enabled.	1	1	1	0
"Forced bootstrap capacitor pre-charge" active.	1	1	1	U
Buck mode with asynchronous and pulse skipping enabled.	1	1	0	_
"Forced bootstrap capacitor pre-charge" inactive.	1	1	0	U
Buck mode with asynchronous enabled and pulse skipping disabled.	1	0	1	0
"Forced bootstrap capacitor pre-charge" active.	1	"	1	"
Buck mode with fixed synchronous mode (after startup).	1	0	0	_
"Forced bootstrap capacitor pre-charge" active.	1	"	0	0
Boost, flyback modes (complementary non-overlapped outputs).	0	1	1	0
Pulse skipping mode enabled.	0	1	1	"
Boost, flyback modes with LDrv permanently off.	0	1	0	0
Pulse skipping mode enabled.	U	1	U	0
Boost, flyback modes (complementary non-overlapped outputs).	0	0	1	0
Pulse skipping mode disabled.		"	1	U
Boost, flyback modes with LDrv permanently off.	0	0	0	0
Pulse skipping mode disabled.	0	0	0	0
Interleaved mode only.	0	9	V	1
Pulse skipping mode enabled.		1	^	1
Interleaved mode only.	0	0	x	1
Pulse skipping mode disabled.	0	U	X	1



PACKAGE OUTLINES

Dimensions shown in mm [inches]. Tolerances ± 0.13 mm [± 0.005 in] unless otherwise stated.



	Part Marking Convention			
Part Reference	Part Reference: XERPPPPPP			
XER	X-REL Semiconductor, high-reliability product.			
PPPPP	Part number (0-9, A-Z).			
Unique Lot Ass	Unique Lot Assembly Code: YYWWANN			
YY	Two last digits of assembly year (e.g. 11 = 2011).			
ww	Assembly week (01 to 52).			
Α	Assembly location code.			
NN	Assembly lot code (01 to 99).			



IMPORTANT NOTICE & DISCLAIMER

Information in this document supersedes and replaces all information previously supplied. Information in this document is provided solely in connection with EASii IC products from the X-REL business unit.

The information contained herein is believed to be reliable. EASii IC makes no warranties regarding the information contain herein. EASii IC assumes no responsibility or liability whatsoever for any of the information contained herein. EASii IC assumes no responsibility or liability whatsoever for the use of the information contained herein. The information contained herein is provided "AS IS, WHERE IS" and with all faults, and the entire risk associated with such information is entirely with the user. EASii IC reserves the right to make changes, corrections, modifications or improvements, to this document and the information herein without notice. Customers should obtain and verify the latest relevant information before placing orders for EASii IC products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information.

Unless expressly approved in writing by an authorized representative of EASii IC, EASii IC products are not designed, authorized or warranted for use in military, aircraft, space, lifesaving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or property or environmental damage.

General Sales Terms & Conditions apply.

For product information and a complete list of distributors, please go to our web site: www.x-relsemi.com



90, Avenue Leon Blum 38100 Grenoble -- France

① : +33 456 580 580

EASii IC, X-REL Semiconductor, and the logo are trademarks of EASii IC in France and other countries. Data subject to change. Copyright © 2002-2021 EASii IC. All rights reserved.