MIMIX BROADBAND_{TM}

March 2006 - Rev 13-Mar-06

×P1006


Features

- X-Band 10W Power Amplifier
- 21.0 dB Large Signal Gain
- ★ +40.0 dBm Saturated Output Power
- 30% Power Added Efficiency
- ★ On-chip Gate Bias Circuit
- ★ 100% On-Wafer RF, DC and Output Power Testing
- ★ 100% Visual Inspection to MIL-STD-883 Method 2010

General Description

Mimix Broadband's three stage 8.5-11.0 GHz GaAs MMIC power amplifier has a large signal gain of 21.0 dB with a +40.0 dBm saturated output power and also includes on-chip gate bias circuitry. This MMIC uses Mimix Broadband's 0.5μ m GaAs PHEMT device model technology, and is based upon optical gate lithography to ensure high repeatability and uniformity. The chip has surface passivation to protect and provide a rugged part with backside via holes and gold metallization to allow either a conductive epoxy or eutectic solder die attach process. This device is well suited for radar applications.

Chip Device Layout



Absolute Maximum Ratings

Supply Voltage (Vd)	+9.0 VDC
Supply Current (Id)	4.5 A
Gate Bias Voltage (Vg)	+0.0 VDC
Input Power (Pin)	TBD
Storage Temperature (Tstg)	-65 to +165 ^O C
Operating Temperature (Ta)	-55 to MTTF Table ¹
Channel Temperature (Tch)	MTTF Table ¹

⁽¹⁾ Channel temperature affects a device's MTTF. It is recommended to keep channel temperature as low as possible for maximum life.

Electrical Characteristics (Pulsed Mode F=10kHz, Duty Cycle=10%,Ta=25°C)


Parameter	Units	Min.	Тур.	Max.
Frequency Range (f)	GHz	8.5	-	11.0
Input Return Loss (S11)	dB	-	15.0	-
Output Return Loss (S22)	dB	-	12.0	-
Large Signal Gain (S21)	dB	ı	21.0	ı
Gain Flatness (ΔS21)	dB	ı	+/-0.5	ı
Reverse Isolation (S12)	dB	-	60.0	-
Saturated Output Power (Psat)	dBm	-	+40.0	-
Power Added Efficiency (PAE)	%	ı	30	•
Drain Bias Voltage (Vd1,2,3)	VDC	1	+8.0	+9.0
Gate Bias Voltage (Vgg)	VDC	-6.0	-5.0	-4.0
Supply Current (Id) (Vd=8.0V, Vgg=-5.0V Typical)	Α	-	4.2	4.5


MIMIX BROADBAND_{TM}


March 2006 - Rev 13-Mar-06





Power Amplifier Measurements (Pulsed Mode F=10kHz, Duty Cycle=10%,Ta=25°C)
















MIMIX BROADBAND_{TM}


March 2006 - Rev 13-Mar-06


XP1006


Power Amplifier Measurements (cont.)














Output power vs drain voltage (V_{gg} =-5V)



Power added efficiency vs drain voltage (V_{gg}=-5V)



MIMIX BROADBAND_{TM}



(Note: Engineering designator is 10004966)

Units: millimeters (inches) Bond pad dimensions are shown to center of bond pad.

Thickness: 0.110 +/- 0.010 (0.0043 +/- 0.0004), Backside is ground, Bond Pad/Backside Metallization: Gold Bond pad centers are approximately 0.109 (0.004) from the edge of the chip.

Dicing tolerance: +/- 0.005 (+/- 0.0002). Approximate weight: 13.136 mg.

Bond Pad #1 (RF In)	Bond Pad #6 (Vg2a)	Bond Pad #11 Vd3b)	Bond Pad #15 (Vd1b)
Bond Pad #2 (Vgg)	Bond Pad #7 (Vd2a)	Bond Pad #12 (Vg3b)	Bond Pad #16 (Vg1b)
Bond Pad #3 (Vg)	Bond Pad #8 (Vg3a)	Bond Pad #13 (Vd2b)	Bond Pad #17 (Vg)
Bond Pad #4 (Vg1a)	Bond Pad #9 (Vd3a)	Bond Pad #14 (Vg2b)	Bond Pad #18 (Vgg)
Rond Pad #5 (Vd1a)	Rond Pad #10 (RE Out)		


Pad Locations	Size	
RF/DC Pads	[mm]	[inches]
RF In/Out	0.120x0.200	0.005x0.008
Vgg, Vg, Vg1a, Vd1a, Vg2a, Vg3a,		
Vg1b, Vd1b, Vg2b, Vg3b	0.100x0.100	0.004x0.004
Vd2a,Vd2b	0.250x0.100	0.010x0.004
Vd3a,Vd3b	0.247x0.153	0.010x0.006

MIMIX BROADBAND_{TM}


March 2006 - Rev 13-Mar-06



Bias Arrangement



Bypass Capacitors - See App Note [2]



App Note [1] Biasing - This device has been designed with an on-chip gate bias circuit. A nominal bias at Vgg=-5.0V and Vd(1,2,3)=8.0V will typically yield a total drain current Id(TOTAL)=4.2A. It is also possible to separately bias each amplifier stage Vd1 through Vd3 at Vd(1,2,3)=8.0V with Id1=TBDmA, Id2=TBDmA, and Id3=TBDmA. Separate biasing is recommended if the amplifier is to be used at high levels of saturation, where gate rectification will alter the effective gate control voltage. For non-critical applications it is possible to parallel all stages and adjust the common gate voltage for a total drain current Id(TOTAL)=4.2A. It is also recommended to use active biasing to keep the currents constant as the RF power and temperature vary; this gives the most reproducible results. Depending on the supply voltage available and the power dissipation constraints, the bias circuit may be a single transistor or a low power operational amplifier, with a low value resistor in series with the drain supply used to sense the current. The gate of the pHEMT is controlled to maintain correct drain current and thus drain voltage. The typical gate voltage needed to do this is -0.7V. Typically the gate is protected with Silicon diodes to limit the applied voltage. Also, make sure to sequence the applied voltage to ensure negative gate bias is available before applying the positive drain supply.

App Note [2] Bias Arrangement -

For Parallel Stage Bias (Recommended for general applications) -- The same as Individual Stage Bias but all the drain or gate pad DC bypass capacitors (~100-200 pF) can be combined. Additional DC bypass capacitance (~0.01 uF) is also recommended to all DC or combination (if gate or drains are tied together) of DC bias pads.

For Individual Stage Bias (Recommended for saturated applications) -- Each DC pad (Vd1,2,3 and Vg1,2,3 or Vgg) needs to have DC bypass capacitance (~100-200 pF) as close to the device as possible. Additional DC bypass capacitance (~0.01 uF) is also recommended.

MTTF Table (TBD)

These numbers were calculated based on accelerated life test information and thermal model analysis received from the fabricating foundry.

Backplate Temperature	Channel Temperature	Rth	MTTF Hours	FITs
55 deg Celsius	deg Celsius	C/W	E+	E+
75 deg Celsius	deg Celsius	C/W	E+	E+
95 deg Celsius	deg Celsius	C/W	E+	E+

Bias Conditions: Vd1=Vd2=Vd3=8.0V, Id(TOTAL)=4.2A



March 2006 - Rev 13-Mar-06 X P I 0 0 6

Handling and Assembly Information

CAUTION! - Mimix Broadband MMIC Products contain gallium arsenide (GaAs) which can be hazardous to the human body and the environment. For safety, observe the following procedures:

- Do not ingest.
- Do not alter the form of this product into a gas, powder, or liquid through burning, crushing, or chemical processing as these by-products are dangerous to the human body if inhaled, ingested, or swallowed.
- Observe government laws and company regulations when discarding this product. This product must be discarded in accordance with methods specified by applicable hazardous waste procedures.

Life Support Policy - Mimix Broadband's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President and General Counsel of Mimix Broadband. As used herein: (1) Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. (2) A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ESD - Gallium Arsenide (GaAs) devices are susceptible to electrostatic and mechanical damage. Die are supplied in antistatic containers, which should be opened in cleanroom conditions at an appropriately grounded anti-static workstation. Devices need careful handling using correctly designed collets, vacuum pickups or, with care, sharp tweezers.

Die Attachment - GaAs Products from Mimix Broadband are 0.100 mm (0.004") thick and have vias through to the backside to enable grounding to the circuit. Microstrip substrates should be brought as close to the die as possible. The mounting surface should be clean and flat. If using conductive epoxy, recommended epoxies are Tanaka TS3332LD or Diemat DM6030HK cured as per the manufacturer's cure schedule. Apply epoxy sparingly to avoid getting any on to the top surface of the die. An epoxy fillet should be visible around the total die periphery. If eutectic mounting is used, then a fluxless gold-tin (AuSn) preform, approximately 0.001² thick, placed between the die and the attachment surface should be used. A die bonder that utilizes a heated collet and provides scrubbing action to ensure total wetting to prevent void formation in a nitrogen atmosphere is recommended. The gold-tin eutectic (80% Au 20% Sn) has a melting point of approximately 280° C (Note: Gold Germanium should be avoided). The work station temperature should be 310° C +/- 10° C. Exposure to these extreme temperatures should be kept to minimum. The collet should be heated, and the die pre-heated to avoid excessive thermal shock. Avoidance of air bridges and force impact are critical during placement.

Wire Bonding - Windows in the surface passivation above the bond pads are provided to allow wire bonding to the die's gold bond pads. The recommended wire bonding procedure uses 0.076 mm x 0.013 mm (0.003" x 0.0005") 99.99% pure gold ribbon with 0.5-2% elongation to minimize RF port bond inductance. Gold 0.025 mm (0.001") diameter wedge or ball bonds are acceptable for DC Bias connections. Aluminum wire should be avoided. Thermocompression bonding is recommended though thermosonic bonding may be used providing the ultrasonic content of the bond is minimized. Bond force, time and ultrasonics are all critical parameters. Bonds should be made from the bond pads on the die to the package or substrate. All bonds should be as short as possible.