

## FSK Modem Filter

### GENERAL DESCRIPTION

The XR-2103 is a Monolithic Switched-Capacitor Filter designed to perform the complete filtering function necessary for a Bell 103 Compatible Modem. The XR-2103 is specifically intended for use with the XR-14412 Modulator/Demodulator to form a complete stand alone two-chip modem. In addition to complete high and low bandpass filters, the XR-2103 contains internal mode switching, auto-zeroing limiter and dedicated duplexer op amp. An on board carrier detect circuit is also included to complete the overall system. Designed for crystal-controlled operation, the XR-2103 operates from a 1.0 MHz crystal or external clock. Buffered clock output is provided for the XR-14412. A self-test circuit is included.

The XR-2103, available in a 20 pin package, utilizes CMOS technology for low power operation with a supply voltage range from 4.75V to 6V.

### FEATURES

- Single 5 Volt Operation
- Complete On Board Output Active Filters
- Low Supply Current
- Internal Answer/Originate Mode Switching
- Programmable Input Receive Gain
- Carrier Detect Output
- Active Duplexer


### APPLICATIONS

Bell 103 Transmit/Receive Filtering  
 Complement to XR-14412 or Other  
 Modulators/Demodulators

### ABSOLUTE MAXIMUM RATINGS

Power Supply	16V
Power Dissipation Plastic Package	650 mW
Derate Above 25°C	5.0 mW/°C
Power Dissipation Ceramic Package	1.0 W
Derate Above 25°C	8.0 mW/°C
Operating Temperature	0°C to 70°C
Storage Temperature	-65°C to 150°C
Any Input Voltage	(V <sub>DD</sub> + 0.5V) to (V <sub>SS</sub> - 0.5V)

### FUNCTIONAL BLOCK DIAGRAM



### ORDERING INFORMATION

Part Number	Package	Operating Temperature
XR-2103CP	Plastic	0°C to 70°C
XR-2103CN	Ceramic	0°C to 70°C

### SYSTEM DESCRIPTION

The XR-2103 internally consists of four main signal blocks. They are: input and output multiplexers to route the transmit and receive signals to the proper filter and output, according to the mode input; high and low band filters, 6 poles each, to perform precise bandpass filtering; output RC active filters to perform output reconstruction and filtering; carrier detection circuit for system interfacing.

An input amplifier with programmable gain is provided for the receive signals. The XR-2103 contains an internal clock oscillator which accepts either a crystal or an external oscillator of 1 MHz.

# XR-2103

## ELECTRICAL CHARACTERISTICS

Test Conditions:  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ ,  $X_{IN} = 1.0\text{ MHz}$ ,  $T_A = 25^\circ\text{C}$ , unless specified otherwise.

SYMBOL	PARAMETERS	MIN	TYP	MAX	UNIT	CONDITIONS
$V_{DD}$ $I_{DD}$	Power Supply Voltage Range Power Supply Current	4.75	7	6 10	V mA	$V_{SS} = 0$ $V_{DD} = 5V$
ANALOG SECTION						
RECEIVE AMPLIFIER						
$V_{OS}$ $A_{OL}$ $I_B$ SR	Offset Voltage Open Loop Gain Input Bias Current Slew Rate Output Swing	-150	80 1 2 4.5	150	mV dB pA V/ $\mu$ s Vp-p	$R_L = 100k$ $R_L = 100k$ to GND (Pin 2)
DUPLEXER						
$V_{OS}$	Isolation Output Swing Offset Voltage	3 -150	44 4.5	150	dB Vp-p mV	$R_2 = \text{Line Resistance} = 600\Omega$
LIMITER						
	Output Symetry Output Swing Output Current		$\pm 1.5$ 4 100	$\pm 2.0$	% Vp-p $\mu$ A	$C_C = 0.1\ \mu\text{f}$ , from 50% Duty Cycle $R_L = 1\ \text{meg}$ $R_L = 1k$
CARRIER DETECT						
$V_{th}$ $t_{on}$ $t_{off}$	Threshold Voltage Hysteresis Turn On Time Turn Off Time	2	-48 4 $\geq 100$ $\leq 100$	6	dBm dB msec msec	Receive Amplifier Gain = 24 dB $C_{cd} = 0.1\ \mu\text{f}$ , $V_{in} = 48\ \text{dBm}$ , Gain = 24 dB
LOW BAND FILTER						
$f_o$ BW $V_{fs}$ $A_r$ DR PSRR GD	Center Frequency Bandwidth Full Scale Input Pass Band Gain Dynamic Range Power Supply Rej. Pass Band Ripple High Band Rejection Differential (Group) Delay Clock Feedthrough	1160	1170 500 2.5 4 50 15 40 200 -60	1180 5 2 500	Hz Hz Vp-p dB dB dB dB dB $\mu$ s dBV	$f = 2\ \text{KHz}$ p-p 1070 Hz-1270 Hz 2025 Hz-2225 Hz 1070 Hz-1270 Hz 62.5 kHz
HIGH BAND FILTER						
$f_o$ BW $V_{fs}$ $A_r$ DR PSRR GD	Center Frequency Bandwidth Full Scale Input Pass Band Gain Dynamic Range Power Supply Rej. Pass Band Ripple Low Band Rejection Differential (Group) Delay Clock Feedthrough	2105	2125 500 2.5 4 50 18 40 200 -60	2145 5 2 500	Hz Hz Vp-p dB dB dB dB dB $\mu$ s dBV	$f = 1\ \text{kHz}$ p-p 2025 Hz - 2225 Hz 1070 Hz - 1270 Hz 2025 Hz - 2225 Hz 62.5 kHz
TRANSMIT						
$V_{OS}$	DC Offset Voltage Output Swing Output Current	-150 2.2	1.2	+150	mV Vp-p mA	$R_2 = \text{Line Resistance} = 600\Omega$
DIGITAL CMOS LOGIC LEVELS ( $V_{DD} = 5V$ , $V_{SS} = 0V$ )						
$V_{ih}$ $V_{il}$ $I_{oh}$ $I_{ol}$ $I_{oh}$ $I_{ol}$	Input Voltage Input Voltage Output Current Output Current Output Current Output Current	1.5 0.5 1.0 0.1 0.2	2.75 2.25 1.5 5.0 1.5 0.9	3.5	V V mA mA mA mA	'1' Level '0' Level '1' Level CLK OUT '0' Level CLK OUT '1' Level X OUT '0' Level X OUT

## OPERATING PRINCIPLES

The XR-2103 contains all the filtering and multiplexing functions necessary for a Bell 103 type (300 baud) FSK modem. A complete modem requires only the XR-2103, the XR-14412, and telephone line interfacing hardware. A description of the main functional blocks follows.

**Bandpass Filtering:** Two six pole, 500 Hz bandwidth switched capacitor filters, designed for Bell 103 standard center frequencies of 1170 Hz (low band) and 2125 Hz (high band), constitute the main portion of the device. Both filters feature +4 dB passband gain, 50 dB dynamic range, and more than 40 dB opposite band rejection. Filter response curves are depicted in Figure 3. On board multiplexing allows using these filters for both transmitting and receiving. Active low pass filters reconstruct the time sampled output signals, characteristic of switched capacitor filters, and attenuate the unwanted energy above 15 kHz.

**Duplexer:** An operational amplifier is employed as an active two to four wire converter (duplexer). The two phone wires are "split" into transmit and receive components for proper processing; the transmit output from Pin 8 is applied to the lines through a resistor and the received signal is drawn from the line and routed into a preamplifier. Transmit energy appears as a common mode signal, hence does not appear on the duplexer output. The received signal, meanwhile, is amplified by two. Isolation is maximized when the transmit injection resistor (between Pins 6 and 8) is equal in magnitude to the phone line impedance (600  $\Omega$  nominal). Transmit signal levels are typically -9 dBm.

**Received Carrier Amplifier:** An operational amplifier, with its inverting input on Pin 20 and output on Pin 3, serves as a received carrier amplifier. Duplexer output (Pin 7) is routed to Pin 20 through a 100 k $\Omega$  or larger resistor. Gain, typically 5 (14 dB), equals the ratio of the feedback resistor (Pin 3 to Pin 20) to the input resistor (Pin 7 to Pin 20). The non-inverting input is internally biased to one half supply. The amplifier features open loop gain of 80 dB, output


swings of 4.5 Vp-p, and a slew rate of 2V/ $\mu$ s. This pin-out allows flexible signal processing capabilities: for example, an input low pass filter for eliminating aliasing is easily achieved.

**Auto-Zeroing Limiter:** An automatic offset zeroing comparator (limiter) compensates for errors caused by system offset voltages and currents, and converts the received carrier into an accurate 50% duty cycle waveform. The resultant square wave on Pin 16 is at digital logic levels and can interface directly with the modulator/demodulator circuit.


**Carrier Detector:** An on board carrier detection circuit simplifies total system interfacing. Carrier detect output (Pin 18) pulls low when a suitable signal is received. With 14 dB of gain in the receiver preamplifier, the threshold level is -38 dBm and has 4 dB of hysteresis. Turn on/off delay time is externally programmable by a capacitor from Pin 19 to ground. A 0.1  $\mu$ F unit yields 100 ms; delay is directly proportional to capacitance.

**Clocking:** Filter frequency accuracy is directly related to the clock frequency. The device operates within specifications with a 1 MHz clock, provided by either a 1 MHz crystal or by sharing the 1 MHz clock signal from the XR-14412. The device will operate at other clock frequencies, but the filter center frequencies will differ. The crystal and a parallel 10 M $\Omega$  resistor are attached between Pins 11 and 12. The crystal should be series resonant with a shunt capacitance less than 9 pF. Pin 10 is the buffered clock output for interconnection with other devices.

**Self Test:** An on board self test diagnostic activates an analog loop-back mode: the transmit carrier is routed through the proper filter and back through the receive limiter, allowing performance verification of all systems. TX OUT and RX IN are disabled when self test is high.



EQUIVALENT SCHEMATIC DIAGRAM




**Figure 1. Basic Applications Circuit**


Carrier detect threshold is -38dBm in this configuration.

STATE	0	1
LOGIC INPUT		
MODE	ANSWER	ORIGINATE
ST	NORMAL OPERATION	SELF TEST MODE

**Figure 2. Control Inputs**



**Figure 3. Reference Voltage Trimming for Performance Optimization**



**Figure 4. Filter Characteristics**

