

8-Bit Microprocessor Compatible Digital-To-Analog Converter

GENERAL DESCRIPTION

The XR-9201 is a monolithic 8-Bit μ P compatible digitalto-analog converter with differential current outputs. It contains an internal data latch, making it suitable for interfacing with microprocessors. The chip contains a stable voltage reference (2.0 V Nominal) which is externally adjustable and can be used as a reference for other D/A and A/D converters.

The XR-9201 features non-linearity of $\pm \frac{1}{2}$ LSB maximum ($\pm .19\%$ of full scale current). The internal voltage reference maintains a temperature coefficient of 50 ppm/°C.

FEATURES

8-Bit Resolution Input Data Latches Internal Voltage Reference Microprocessor Compatible Non Linearity Full Scale Current Stability Reference Voltage Stability Differential Current Outputs TTL Compatible

± ½ LSB Maximum ± 50 ppm/°C ± 50 ppm/°C

APPLICATIONS

Bipolar and Unipolar D/A Conversion A/D Conversion Test Equipment Measuring Instruments Programmable Current Source Programmable Voltage Source

ABSOLUTE MAXIMUM RATINGS

+ V _{CC} Positive Supply Voltage	+ 6V
- V _{CC} Negative Supply Voltage	- 8.5V
Logic Input Voltages	0 to +6V
Power Dissipation	500 mW
Derate Above 25°C	5 mW/°C
Storage Temperature	- 55°C to + 150°C

FUNCTIONAL BLOCK DIAGRAM



ORDERING INFORMATION

Part Number	Package	Operating Temperature
XR-9201 CP	Plastic	0° to +70°C

SYSTEM DESCRIPTION

To convert the output currents of the digital-to-analog converter to a voltage, an operational amplifier can be used as shown in Figure 12.

Care must be taken in selecting an operational amplifier to be used in D/A conversion. For accurate conversion, the operational amplifier should have low input offset voltage, low input bias and offset currents, and fast settling times. Input offset voltage contributes a DC error on the output and should be properly nulled. Input bias current contributes to the D/A converter current flowing through the feedback resistor, RFB, and also causes a DC error on the output voltage. This error can be reduced by the addition of a resistor equal in value to RFB from the noninverting input to ground. Settling time is important because it rules how fast the output reaches its prescribed voltage level. The OP–01 is suitable for D/A converter applications producing negligible errors.

ELECTRICAL CHARACTERISTICS

Test Conditions: $V_{CC} = +5V$, $-V_{CC} = -7V$, $T_A = 25^{\circ}C$, $I_{REF} = 1.0$ mA, unless otherwise specified.

SYMBOL	PARAMETERS	MIN	ТҮР	MAX	UNIT	CONDITIONS
	Resolution	8	8	8	Bits	
	Monotonicity	. 8	8	8	Bits	
	Non-linearity			±0.5 ±0.19	LSB %1 _{FS}	
+ VCC	Positive Supply Voltage	4.5	5.0	5.5	v	
- VCC	Negative Supply Voltage	-7.7	-7.0	-6.3	V	
VIH	Data Input and Chip Enable "High" Voltage	2.0			V	
VIL	Data Input and Chip Enable "Low" Voltage			0.8	V	
Чн	Data Input and Chip Enable "High" Current			500	μΑ	
IJĽ	Data Input and Chip Enable "Low" Current			±20	μΑ	
IFS	Full Scale Output Current	1.914	1.992	2.070	mA	IREF = 1.000 mA
Izo	Zero Scale Output Current			± 10	μA	
TCIFS	Full Scale Current Temperature Sensitivity		± 50		ppm/°C	$0^{\circ}C \leq T_{A} \leq 75^{\circ}C$
IFSS	Full Scale Symmetry			±10	μA	
VREF	Internal Reference Voltage	2.005	2.000	1.990	v	$R_{ADJ} = 50 K\Omega$ $R_{ADJ} = 0 \Omega$ $R_{ADJ} = 6 \Omega$
TCREF	VREF Temperature Stability		± 50		ppm/°C	V _{REF} = 2.00 V
+lcc	Positive Supply Current		15	25	mA	
-lcc	Negative Supply Current	- 25	- 15		mA	
	Positive Output Voltage Compliance		+ 5.0		V	
	Negative Output Voltage Compliance		- 1.0		V	
	Maximum Full Scale Current		3		mA	
ts	Settling Time		600		nsec	
tsu	Data Set-up Time		170		nsec	
tH	Data Hold Time		40		nsec	
tw	Minimum Chip Enable (CE) Pulse Width		170		nsec	
tD	Propagation Delay Time		500		nsec	







Figure 3A. Equivalent Circuit of Data Latches and Current Switches



Figure 3B. Equivalent Circuit of Voltage Reference and Input Amplifier



Figure 4. Timing Diagram



Figure 5. VREF vs. Current Output



Figure 6. VREF vs. + VCC

XR-9201 DEFINITIONS OF SWITCHING PARAMETERS

Settling Time (t _s):	Time required for output to reach its final value (to within \pm .19% of full scale output) after data is ap- plied to the inputs. Chip enable, CE, is held "high."	to when CE goes "low", and still obtain valid output data of the pre- vious input state. Data hold time indicates that the input data does not have to be present during the latter part of the CE high state, and still have valid output data.
Data Set-Up Time	(t _{SU}): Minimum time required for data to be present at the inputs while CE is "high", in order to ob- tain valid output data. It is mea- sured from when proper data is applied to the inputs to when CE goes "low".	Chip Enable Pulse Width (t _w): Minimum pulse width required for chip enable signal in order to obtain valid output data.
	-	Propagation Delay Time (t _d): Time required for output to reach its final value (50%) after
Data Ḥole Time (t _h): Maximum time required for data to be present at the inputs before CE goes "low", in order to obtain valid output data. It is measured from when the input data changes state	CE is applied. It is measured from the falling edge of the CE pulse to 50% of the output pulse under minimum data set-up time condi- tions.

DESCRIPTION OF PIN CONTROLS

- TRIM (PIN 3): V_{REF} can be adjusted by connecting a 10 K Ω potentiometer between the trim pin and ground. Temperature stability is optimized for V_{REF} = 2.00 V to 10–50 ppm/°C.
- VREF IN (PIN 4): This pin is tied to ground through a resistor, R, equal in value to that of Pin 5 and VREF
- +VREF IN (PIN 5): Reference voltage is connected to this pin using a resistor, R, to provide the reference current, IREF, for



Figure 7. VREF vs. Temperature

the D/A converter. Either the internal V_{REF} (Pin 2) or an external V_{REF} can be connected to this pin. I_{REF} is approximately equal to V_{REF}/R. Maximum value for I_{REF} is about 1.5 mA before internal saturation occurs.

- To (PIN 6): Complement output current.
- I_0 (PIN 7): Output current. The sum of \overline{I}_0 and I_0 is always equal to the full scale output current (IFS).
- CE (PIN 8): Chip enable pin controls the input data into the internal data latch. The latch is transparent in the "high" state.
- DB0-DB7 (PIN 10-17): Data input pins. DB0 corresponds to the LSB. DB7 corresponds to the MSB.



Figure 8. IFS vs. Temperature

PRINCIPLES OF OPERATION

Figure 10 shows the basic configuration of the XR-9201 D/A converter. The input data bits to the chip can be latched (stored) in the D/A by controlling the chip enable (CE) pin. When CE is "high" (>2.0 volts), the latch is transparent and data bits present are passed through the latch and directly control the D/A converter switches. When CE is "low" (<0.8 volts), the data bits within the latch are retained and remain there until CE goes "high" again. When CE is "low", the data bits at the inputs are ignored until CE goes "high". This interval latch provides a useful interface with microprocessors.

The output currents, I_{0} and $\overline{I}_{0},$ are related to I_{REF} as follows:

$$I_{0} = 2 I_{\text{REF}} \left[\frac{b_{7}}{2} + \frac{b_{6}}{4} + \frac{b_{5}}{8} + \frac{b_{4}}{16} + \frac{b_{3}}{32} + \frac{b_{2}}{64} + \frac{b_{1}}{128} + \frac{b_{0}}{256} \right]$$

 \overline{I}_O is the complement current output of I_O . For all possible input data combinations,

 $I_0 + \overline{I}_0 = I_{FS} =$ full scale output current.

where $I_{FS} = 2 I_{REF} \left(\frac{255}{256}\right)$

The XR-9201 D/A converter contains an internal reference voltage (V_{REF}) with nominal value of 2.00V using a 6 KΩ resistor to ground. V_{REF} can be adjusted using a 10 KΩ potentiometer tied between Pin 3 and ground. For maximum temperature stability, V_{REF} should be set to 2.00V. The maximum output current capability of V_{REF} is about 9 mA (see Figure 5) and can be used to provide a reference voltage for other DACs, as well as other circuitry.

The reference current (I_{REF}) for the D/A converter is established by a resistor, R, connected between V_{REF} and Pin 5 (+V_{REF} IN), or between an external reference source and Pin 5, and is approximately given as:

$$I_{\text{REF}} = \frac{V_{\text{REF}}}{R}$$

For IREF \leq 1 mA. The maximum IREF allowed is about 1.5 mA beyond which saturation occurs in the internal circuitry. To balance the internal operational amplifier, a resistor equal to R must be placed between Pin 4 (-VRFF IN) and ground.

NOTE:

When operating the XR-9201 D/A converter with an operational amplifier, care must be taken with the PC







Figure 10. Basic Configuration

board layout. Specifically, connection between the current output terminals, I_0 and \overline{I}_0 , and the operational amplifier inputs needs to be as short as possible so as to minimize capacitance at the node. Oscillations on the operational amplifier output may result with long wires. A capacitor in the feedback loop of the operational amplifier can reduce these oscillations.

ZERO AND FULL SCALE ADJUSTMENTS

Figure 13 shows a circuit for zero and full scale adjustments. It allows the output voltage to be nulled with zero scale input conditions (0000,0000). This is done by shorting out R_{FB} and adjusting the VOS adjust potentiometer of the operational amplifier until the output reads zero volts. This is performed with all digital bits set to zeros. If \overline{I}_0 is the output being used, then all digital bits are set to ones and the zero scale is adjusted.

For full scale adjustment, all digital inputs are set to ones and the IREF potentiometer, from Pin 2 to Pin 5, is adjusted until the output is at the desired voltage level (e.g., output is adjusted to 10.000 volts for nominal 9.960 volts output).



Figure 11. Relative Accuracy Test Circuit



0 V \cdot EO \cdot 10 V FOR RFB = 5 KII, IREF = 1 mA

IFS = 2(IREF) (255/256)

FOR OPERATION WITH NEGATIVE LOGIC D/A CONVERSION, I.E. ZERO FULL SCALE (0000 0000) CORRESPONDING TO FULL SCALE DUTPUT, CONNECT THE INVERTING INPUT OF OP AMP TO $(0, (PM \ 6) \ AND CONNECT <math display="inline">(0, (PM \ 7) \ TO \ GROUND.$

Figure 12. Digital-to-Analog Conversion: Unipolar Operation

Table 1.	Unipolar	Operation		Input/Output	Relationship
----------	----------	-----------	--	--------------	--------------



Figure 13. Full Scale and Zero Scale Adjustment

	B7	B ₆	B5	B4	B3	B ₂	B1	Bo	lo (mA)	E0 (V)
Positive Full Scale	1	1	1	1	1	1	1	1	1.992	9.960
Pos. Full Scale – LSB	1	1	1	1	1	1	1	0	1.984	9.922
Pos. Full Scale – MSB	0	1	1	1	1	1	1	1	0.992	4.961
Zero Full Scale + LSB	0	0	0	0	0	0	0	1	0.008	0.039

	B7	Be	Bs	Ba	82	B2	B1	Bo	E1 (V)	En (V)
Full Scale Output	1	1	1	1	-3	1	1	1	0.000	10.00
Full Scale - LSB						1			0.016	9.921
Zero Scale + MSB	1		0	0		0	0	0	1.984	0.078
Full Scale - MSB					1	1	1	1	2 000	0.000
Zero Scale + I SB	0	0	0	0	0	0	0	1	3.968	- 9.844
Zero Scale	0	0	0	0	0	0	0	0	3.984	- 9.922

Table 2. Bipolar Operation: Input/Output Relationship

BIPOLAR OUTPUT OPERATION

Figure 14 shows a basic bipolar output operation. For full scale input (1111,1111) the output voltage is equal to 1.0V. For zero scale input (0000,0000), output voltage is equal to – 1.0V. Due to the internal circuitry of the XR-9201, the current output terminals should not be pulled below approximately – 1.0 volt. Therefore the circuit shown in Figure 14 would not function for E₀ less than – 1.0V. For bipolar operation with larger output voltages, the circuit shown in Figure 15 is recommended. Note that the current outputs, I₀ and $\overline{I_0}$, are held at zero volts for all digital inputs for greater accuracy.



Figure 15. Digital-to-Analog Conversion — Bipolar Operation



Figure 14. Digital-to-Analog Conversion - Bipolar Operation



 $V_{REF} = 2 \ V, \ R = 2 \ K, \ R_{FB} = 2 \ K, \ R_2 = 50 \ K, \ R_1 = 10 \ K$ NOTE : (I + I_{REF}) MUST BE LESS THAN 6 mA FOR PROPER OPERATION.

Figure 16. Regulated Supplies for XR-9201