

# T1, T148C, & 2 M Bit/s PCM Line Repeater

#### **GENERAL DESCRIPTION**

The XR-T5700/T5720 is a bipolar monolithic repeater IC that provides all the active circuits required for one side of a PCM repeater. The IC is designed for clock extraction by using a crystal filter.

The primary applications of XR-T5700 are T1 (1.544 M bit/s), T148C (2.37 M bit/s), and European 2 M bit/s PCM repeater.

A tank circuit clock extraction version of XR-T5700-T5720 is available as XR-T5600/T5620.

#### **FEATURES**

Crystal Clock Extraction
Single 5.1 V Power Supply
Less than 10 ns Sampling Pulse over the Operating Range
Triple Matched ALBO Ports

#### **APPLICATIONS**

T1 PCM Repeater
T148C PCM Repeater
T1C PCM Repeater (requires external preamplifier)
European 2 M Bit/s PCM Repeater


### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature	-65°C to +150°C
Operating Temperature	-40°C to +85°C
Supply Voltage	-0.5 to +10 V
Supply Voltage Surge (10 ms)	+25 V
Input Voltage(except Pins 2,3,4,17)	-0.5 to 7 V
Input Voltage (Pins 2,3,4,17)	-0.5 to +0.5 V
Data Output Voltage (Pins 10, 11)	20 V
Voltage Surge (Pins 5,6,10,11) (10 msec or	ily) 50 V

#### ORDERING INFORMATION

Part NumberPackageOperating TemperatureXR-T5700/T5720Ceramic-40°C to +85°C

#### **FUNCTIONAL BLOCK DIAGRAM**



#### SYSTEM DESCRIPTION

The XR-T5700/T5720 performs most of the functions required for one side of a PCM repeater operating at 2 M bit/s or similar baud rate. The integrated circuit amplifies the received positive and negative pulses and feeds them into Automatic Line Build-out (ALBO), clock and data threshold detectors, see Figure 1. The ALBO threshold detector ensures that the received pulses at Pins 7 and 8 have the correct amplitude and shape. This is carried out by controlling the gain and frequency shaping of the ALBO network with three variable impedance ALBO ports.

The clock threshold detector extracts timing information from the pulses received at Pins 7 and 8 and passes it into open collector Pin 18. A crystal filter is connected from Pin 18 to clock amplifier input Pins 16 and 15. The sinusoidal-type waveform is amplified into a square wave at Pin 13, and forwarded through an external phase shift network into Pin 12. This waveform provides the data sampling pulse which opens latches into which the data from the data threshold detectors is passed. The resulting pulses are stored for half a bit period (normally 488 ns for 2 M bit/s) in the latches. They appear as half-width output pulses at Pins 10 and 11.

# XR-T5700

#### **ELECTRICAL CHARACTERISTICS**

**Test Conditions:**  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5.1 \text{ V} \pm 5\%$ , unless specified otherwise (see Figure 1).

PARAMETERS	PINS	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Supply Current Data Output Leakage Current ALBO Port Off Voltage Amplifier Pin Voltage	14 10,11 2,3,4 5,6,7,8	2.4	22 0 0 2.9	30 100 0.1 3.4	mΑ μΑ ∨ ∨	V <sub>pull-up</sub> = 15 V, V <sub>cc</sub> = 5.35 V
DYNAMIC CHARACTERISTICS	S AMPLI	FIER	<del>!</del>			<u> </u>
Output Offset Voltage AC Gin @ 1 MHz Input Impedance Output Impedance		-50 47 20	0 50	50 53 200	mV dB kΩ Ω	$R_S = 8.2 \text{ k}\Omega$
ALBO	I		I		<u> </u>	<u> </u>
ALBO Off Impedance ALBO On Imepdance		20		25 25	kΩ Ω	
THRESHOLDS	,					
ALBO Threshold Clock Threshold as % of ALBO T DATA Threshold as % of ALBO Clock Drive Current			1.5	1.6 80 49 1.4	V % % mA	At $V_0$ = $V_{ALBO}$ Threshold
OUTPUT STAGES		•				$R_L = 130\Omega$ , $V_{pull-up} = 5.1 \pm 5\%$
Output Pulse Rise Time Output Pulse Fall Time Output Pulse Width Output Pulse Width Differential Buffer Gate Voltage (Low) Buffer Gate Voltage Differential		224 -10 0.65 -0.15	244	40 40 264 +10 0.95 0.15	ns ns ns v V	

#### **ELECTRICAL CHARACTERISTICS**

**Test Conditions:** Unless otherwise stated,  $\exists$ il characteristics shall apply over the operating temperature range of -40°C to +85°C with  $V_{CC}$  = 5.1 V ± 5%, all voltages referred to ground = 0 V.

SYMBOL	PARAMETERS	PINS	MIN	TYP	MAX	TINU	CONDITIONS
GENERAL CH	ARACTERISTICS (Ref. Figu	ıre 2)					
ls ILD	Supply Current Data Output Leakage	14		22	30	mA	
25	Current Amplifier Pin Voltages	10,11 5,6,7,8	2.4	2.9	100 3.4	μΑ	from V <sub>S</sub> (See Note 1)
	ALBO Ports Off Voltage	2,3,4	2.4	0	0.1	v	

Note 1:  $V_S = 15V$ ,  $V_{CC} = 5.35 V$ 

Input Offset Voltage	5&6	-10		+10	mV	$R_S = 8$ , 2 $k\Omega$
Input Bias Current	5&6	0		5	μΑ	(See Note 1) RS = 8, 2 k $\Omega$
Input Offset Current	5 & 6	-1		1		(See Note 1) Rs = 8, 2 k $\Omega$
				,		(See Note 1)
Output Offset Voltage	7 & 8	-50	0	-50	mV	$R_S = 8, 2 k\Omega$ (See Note 1)
Common Mode Rejection Ratio	7 & 8	30			dB	Vcm ± 0, 3 V
Power Supply Rejection Ratio	7 & 8	30			dB	Vcc ± 10
Output Voltage Swing	7 & 8	2.2			V	

Note 1: Rs = Source Resistance

Input Offset Voltag	ge 15 & 16	0.5	6	m∨	$R_S = k\Omega$ (See Note 1)
Input Bias Current	15 & 16	[	10	μΑ	T = 25°C
Max. Output Volta	ge   13	0.7		v	
Min. Output Voltag	je 13	0.7		l v	

Notes: 1. Rg = Source resistance, Pin 15 positive with respect to Pin 16.

2. Pin 15 = Pin 16 = 3.6 V

3. Pin 15 = 2.6 V, Pin 16 = 3.6 V

4. Pin 15 = 4.6 V, Pin 16 = 3.6 V

5. Calculation only

## XR-T5720

SYMBOL	PARAMETERS	PINS	MIN	TYP	MAX	UNIT	CONDITIONS
ALBO (Ref. Fig	ure 2)						
	On Current Drive Current Resistance Pin 17 to GN	1 17	3 0.4 35	50	1.4 70	mA mA kΩ	Vg-V7 = ±1.75 V Vg-V7 = ±1.75 V Not Powered

### DYNAMIC CHARACTERISTICS

AMPLIFIER (R	ef. Figure 3)						
Ao Z <sub>in</sub> Z <sub>out</sub>	AC Gain @ 1 mHz Input Impedance Output Impedance	5 to 8 5 7, 8	47 20	50	53 200	kΩ Ω	(See Note 1) (See Note 2)

Notes: 1. At 2 MHz, AC ground Pins 7 and 8, disconnect 51  $\Omega$  resistor. Allow for in-circuit R, C.

2. At 1 MHz, use Figure 2.

OCK AMPL	_IFIER (Ref. Figure 3)						
Ao	AC Gain	15,16 to 13	32		dB	(See Note 1)	
BW	-3 dB Bandwidth	15, 16 to 13	10	ľ	MHz	(See Note 2)	
	Delay	15, 16 to 13	8	12	ns	(See Note 3)	
	Output Impedance	13		200	Ω	(See Note 4)	

Notes: 1. Remove dc offset, at 2,048 MHz, Pin 13 = 1 V pk-pk sine wave

- 2. Remove dc offset, Pin 13 = 1 V pk-pk sine wave
- 3. Remove dc offset, Pin 15 = 2 V pk-pk sine wave. Delay from Pin 15 negative-going zero crossover to Pin 13 positive edge.
- 4. Remove dc offset, at 2,048 MHz

ALBO (Ref. Figure 2)					
Off Impedance Intermediate Impedance	2,3,4	20		kΩ	(See Note 1)
Difference	2,3,4,		5		(See Note 2)
On Impedance Transconductance	2,3,4 7,'8 to 1		25 0.03	M dB	(See Note 3) (See Note 4)

Notes: 1. At 1 MHz, allow for in-curcuit R,C

- 2. At 1 MHz, V<sub>8</sub>-V<sub>7</sub> adjusted for current at Pin 1 =  $100 \mu A$
- 3. At 1 MHz, V<sub>8</sub>-V<sub>7</sub> adjusted for ± 1.75 V
- 4. At 1 MHz, change in Vg-V7 for current at Pin 1 = 10  $\mu$ A to 100  $\mu$ A

SYMBOL	PARAMETERS	PINS	MIN	TYP	MAX	UNIT	CONDITIONS
HRESHOLD	VOLTAGES (Ref. Figure 3)						
				]			
	ALBO Threshold +ve	8-7	1.4	1.5	1.6	V	(See Notes 1 & 2)
	ALBO Threshold -ve	7-8	1.4	1.5	1.6	V	(See Notes 1 & 2)
	ALBO Threshold Difference	-	-5	0	5	·	(See Note 3)
	Clock Drive on Current						·
	(Peak) +ve	18	0.65	1.0	1.4	mΑ	(See Note 4)
	Clock Drive on Current		1	l		1	
	(Peak) -ve	18	0.65	1.0	1.3	mΑ	(See Note 5)
	Clock Drive on Current			1			
	Difference	_	-5	0	5		(See Note 3)
	Clock Threshold +ve	8-7	68		80		(See Notes 1, 6, 8)
	Clock Threshold -ve	7-8	68		80	%	(See Notes 1, 7, 8)
	Clock Threshold Difference		-5	0	5	%	(See Note 3)
	Data Threshold +ve	8-7	44	46	48	%	(See Notes 1, 8, 9, 11)
	Data Threshold -ve	7-8	44	46	48	%	(See Notes 1, 8, 10, 11)
	Data Threshold Difference	-	-3	0	3	%	(See Note 3)

Notes: 1. Pk/pk voltage at Pins 7 and 8 of a 1 MHz sine wave derived through amplifier and measured differentially

2. Pk/pk voltage at Pins 7 and 8 adjusted for current at Pin 1 = 3 mA

3. Calculation only

percentage difference calculated from  $\left(\frac{\text{higher value}}{\text{lower value}}\right)$  x 100 %

- 4. Vg-V7 adjusted to ALBO threshold +ve voltage (ref. Pin 16 = 3.6 V)
- 5. V7-V8 adjusted to ALBO threshold -ve voltage (ref. Pin 16 = 3.6 V)
- 6. V<sub>8</sub>-V<sub>7</sub> adjusted to peak current at Pin 18 = ½ (clock drive on current peak +ve)
- 7. V7-V8 adjusted to peak current at Pin 18 = ½ (clock drive on current peak -ve)
- 8. Figure taken as a percentage of lower ALBO threshold
- 9. Vg-V7 increased until 1 MHz PRF on counter at Pin 10
- 10. V7-V8 increased until 1 MHz PRF on counter at Pin 11
- 11. With 2,048 MHz 2 V pk-pk sine wave to Pin 15 with 180  $\mu$ H in parallel with 36  $\Omega$  to Pin 16 = 3.6 V

OUTPUT STAC	GES (Ref. Figure 3. Use 180 μH	inductor	between Pi	ns 15 and 16	6. Apply 2.	048 MHz 2	V pk/pk to Pin 15.)
tr	Output Pulse Rise						
	Time +ve	10			40	ns	10% - 90%
t <sub>r</sub>	Output Pulse Rise						
	Time -ve	11			40	nx	10% - 90%
tf	Output Pulse Fall						
	Time +ve	10			40	ns	10% - 90%
tf	Output Pulse Fall						
	Time -ve	11	-		40	ns	10% - 90%
t <sub>W</sub>	Output Pulse Width +ve	10	244	244	264	ns	at 50%
t <sub>W</sub>	Output Pulse Width -ve	11	244	244	264	ns	at 50%
$Yt_W$	Output Pulse Width Difference	-	-10		10	ns	
Vol	Buffer Gate Voltage						
	(low) +ve	10	0.65		0.95	V	
VOL	Buffer Gate Voltage						
	(low) -ve	11	0.65		0.95	V	
pVOL	Buffer Gate Voltage				'	1	
	Difference	-	-0.15	'	0.15	٧	

Note: 1. Calculation only

2-54




Figure 2. DC Parameter Test Circuit




Figure 3. AC Parameter Test Circuit

SYMBOL	PARAMETERS	PINS	MIN	TYP	MAX	UNIT	CONDITIONS
SAMPLE PULS	E WIDTH (Ref. Figure 4. Cy	= 27 pF)					
	Sample Pulse Width	-		10	20	ns	(See Notes 15)

- Notes: 1. The sample pulse width is the period during which the output latches are opened to accept a signal above the data threshold at Pin 7 or 8 and cause a hlaf-width output pulse at Pin 11 or 10 respectively.
  - 2. Sample pulse width is specified with a 2,048 MHz TTL waveform at clock input (Pin 15) and a 2,400 MHz Schottky TL waveform at amplifier input in the circuit of Figure 5. Figure 7 shows the relevant IC waveforms.
  - 3. Monitor the frequency of coincident output pulses at Pins 10 and 11 either directly or through output circuit to frequency counter.
  - 4. Sample pulse width = Xns + (0,1 x measured frequency in kHz ns where x is the mean rise, fall times of the waveform at Pin 8 between 25% and 75%.
  - 5. X to be within the range 10 ns < X < 12 ns. This requires HF layout techniques with the amplifier operated closed loop.

SAMPLE PULSE GENERATOR INPUT WAVEFORM (Pin 12 Ref. Figure 4, Cy = 40 pF)							
	Output Pulse Frequency	10,11	1,024 -100 ppm	1,024	1,024 +100 ppm	MHz	(See Note 1)

Note: 1. Width 2,048 MHz ± 100 ppm TTL waveform at clock input with half of above waveform frequence at amplifier input.




Figure 4. Sampling Pulse Test Circuit




Figure 5. Typical and Limiting Values of Gain and Phase





Figure 6. IC Waveforms for Measuring Sampling Pulse Width



T5720 1.544 MBITS/S HIGH Q PCM REPEATER APPLICATION CIRCUIT