T-75-37-05

Asynchronous Receiver and Transmitter (UART)

GENERAL DESCRIPTION

The XR-16C450 is an universal asynchronous receiver and transmitter with modem control signals. An internal programmable baud rate generator is provided to select transmit and receive clock rates from 50Hz to 56KHz, The XR-16C450 is fabricated in an advanced 2µ CMOS process to achieve low power, and high speed requirements.

FEATURES

Pin to pin and functionally compatible to INS8250, NS16C450 Modem control signals (CTS~,RTS~, DSR~, DTR~, R1~, DCD~) Programmable character lengths (5, 6, 7, 8) Even, odd, or no parity bit generation and detection Status report register Independent transmit and receive control TTL compatible inputs, outputs

APPLICATIONS


RS232 receiver or transmitter Serial to parallel / parallel to serial converter Modem hand-shaking

ABSOLUTE MAXIMUM RATINGS

DC Supply Voltage Voltage at any Pin Storage Temperature Power Dissipation

V_{SS} -0.3V to V_{CC} +0.3V -55°C to +150°C 80 mW

PIN ASSIGNMENT



For other pin assignments, refer to the end of this datasheet

ORDERING INFORMATION


Part Number	Package	Operating Temp.
XR-16C450CP	Plastic DIP	0°C to +70°C
XR-16C450CJ	PLCC	0°C to +70°C

SYSTEM DESCRIPTION

The XR-16C450 is an improved version of the INS8250/ NS16C450 UART with higher speed operating access time. The XR-16C450 performs the parallel to serial/serial to parallel conversion on the data characters received from the CPU or the MODEM. The on-board status registers will provide the error conditions, as well as type and status of the transfer operations being performed, included is complete MODEM control capability, and a processor interrupt system that may be software tailored to the users requirements to minimize the computing required to handle the communications link. The XR-16C450 can interface easily to the most popular microprocessors and communications link faults can be detected with internal loopback capability.

T-75-37-05

BLOCK DIAGRAM



3

PIN DESCRIPTION

T-75-37-05

SYMBOL	PIN	TYPE	DESCRIPTION
D0-D7	1-8	1/0	Bidirectional data I/0. Eight bit, three-state data bus to transfer information to or from the CPU. D0 is the least significant bit (LSB) of the data bus and is the first serial data bit to be received or transmitted.
RCLK	9	1	Receive clock Input. The external clock input to the XR-16C450 receive section, as well as baud rate divisor input.
SIN	10	•	Serial data input. The serial information (data) received from MODEM or RS232 to XR-16C450 receive circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the SIN input is disabled from external connection and connected to the SOUT output internally.
SOUT	111	0	Serial data output. The serial data is transmitted via this pin with additional start, stop and parity bits. The SOUT will be held in mark (high) state during reset, local loopback mode or when the transmitter is disabled.
CSO	12	1	Chip select 1 (active high). A high at this pin (while CS1 = 1 and CS2 ~ = 0 will enable the UART / CPU data transfer operation.
CS1	13		Chip select 2 (active high). A high at this pin (while CSO = 1 and CS2 ~ = 0 will enable the UART / CPU data transfer operation.
CS2~	14	1	Chip select 3 (active low). A low at this pin (while CSO = 1 and CS1 = 1) will enable the UART / CPU data transfer operation.
BAUDOUT~	15	1	Baud rate generator clock output. This output provides the 16x clock of the internal selected baud rate.
XTAL1	16	1	Crystal input 1 or external clock input. A crystal (parallel resonant) can be connected to this pin and XTAL2 pin to utilize the internal oscillator circuit. An external clock can be used to clock the internal circuit and baud rate generator for custom transmission rates.
XTAL2	17	ı	Crystal input 2. See XTAL1.
DOSTR~	18		I/O write strobe (active low). A low on this pin will transfer the contents of the CPU data bus to the UART.
DOSTR	19	1	I/O write strobe. (active high) Same as DOSTR~, but uses active high input. Note that only an active DOSTR ~ or DOSTR input is required to transfer data from CPU to XR-16C450 during write operation (while CS0 = 1 CS1 = 1 and CS2~ = 0). The unused pin should be tied to VCC or VSS(DOSTR ~ = VCC or DOSTR = VSS).
vss	20	0	Signal and power ground.
DISTR~	21	1	I/O read strobe (active low). A low level on this pin (while CS0 = 1, CS1 = and CS2 ~ = 0) will transfer the contents of the XR-16C450 data bus to the CPU.

T-75-37-05

PIN DESCRIPTION

SYMBOL	PIN	TYPE	DESCRIPTION
DISTR	22	1	I/O read strobe (active high). Same as DISTR~, but uses active high input. Note that only an active DISTR~ or DISTR input is required to transfer data from XR-16C450 to CPU during read operation (while CSO = 1, CS1 = 1 and CS2 ~ = 0). The unused pin should be tied to V_{CC} or V_{SS} (DISTR ~ = V_{CC} or DISTR = V_{SS}).
DDIS~	23	0	Drive disable (active low). This pin goes low when CPU is reading data from XR-16C450 to disable the external transceiver or logic.
CSOUT	24	0	Chip select out. A high on this pin indicates that the chip has been selected by the chip select input pins.
ADS~	25	•	Address strobe (active low). A low on this pin will latch the state of the chip selects and addressed register. A rising edge is required if register and chip select pins are not stable during read and write operation.
A2	26	1	Address line 2. To select internal registers.
A1	27	ı	Address line 1. To select internal registers.
A0	28		Address line 0. To select Internal registers.
INTRPT	30	o	Interrupt output (active high). This pin goes high (when enabled by the Interrupt enable register) whenever a receiver error, receiver data available, transmitter empty or modem status condition flag is detected.
OUT2~	31	0	General purpose output (active low). User defined output. See bit-3 of the modem control register (BiT-3 = 1 makes OUT2 \sim = 0).
RTS~	32	0	Request to send (active low). To indicate that transmitter has data ready to send. Writing a "1" in the modem control register (MCR bit-1) will set this pin to low state. After the reset, this pin will be set to high.
DTR~	33	O	Data terminal ready (active low). To indicate that XR-16C450 is ready to receive data. This pin can be controlled via the modem control regis ter (MCR bit-0). Writing a "1" to the MCR bit-0 will set the DTR~ output to low. This pin will be set to high state after writing a "0" to that register or after the reset.
OUT1~	34	0	General purpose output (active low). User defined output. See bit-2 of modem control register (BIT-2 = 1 makes OUT1 \sim = 0).
MR	35	l	Master reset (active high). A high on this pin will reset all the outputs and internal registers. The transmitter output and the receiver input will be disabled during reset time.

PIN DESCRIPTION

T-75-37-05

SYMBOL	PIN	TYPE	DESCRIPTION
ств~	36	•	Clear to send (active low). The CTS~ is a modem control input. It's startup can be tested by reading the MSR Bit-4. CTS~has no effect on the transmitter output.
DSR~	37	1	Data set ready(active low). A low on this pin indicates that MODEM is ready to exchange data with UART.
DCD~	38	1	Carrier detect (active low). A low on this pin indicates that carrier has been detected by the modern.
Ri~	39	1	Ring detect indicator (active low). A low on this pin indicates that the modem has received a ringing signal from the telephone line.
Vcc	40	1	Positive power supply input.

PROGRAMMING TABLE

DLAB	A2	A 1	A0	READ MODE	WRITE MODE
0	0	0	0	Receive Holding Register	Transmit Holding Register
0	0	0	1		Interrupt Enable Register
X	0	1	0	Interrupt Status Register	1
x	0	1 1	1 1		Line Control Register
X	1	0	0		Modem Control Register
X	1	0	1	Line Status Register	_
X	1	1	0	Modem Status Register	
X	1	1	1	Scratch-pad Register	Scratch-pad Register
1	0	0	0		LSB of Divisor Latch
1	0	0	1		MSB of Divisor Latch

T-75-37-05

AC ELECTRICAL CHARACTERISTICS

 $T_A = 0$ °C to +70°C, $V_{CC} = 5.0V$ 110%, unless otherwise specified.

	PARAMETER				UNITE	CONDITIONS
O I M DOL	I ANAMEIEN	MIN	LIMITS	MAX	UNITS	CONDITIONS
		MINA	111	MAA		
T ₁	Address strobe width	30			ns	
T ₂	Address setup time	30		i ·	ns	
T ₃	Address hold time	5			ns	
T ₄	Chip select setup time	25			ns	•
T ₅	Chip select hold time	0			ns	
T ₆	DISTR/DISTR ~ strobe	75			ns	
-	width					
T ₇	Read cycle delay	50			ns	
T ₈	Read cycle = T ₂₀ + T ₆ + T ₇	135	,		ns	
Tg	DISTR/DISTR ~ to drive to			35	ns	100 pF load
ļ ₊	disable delay		İ			400 54 1
T ₁₀	Delay from DISTR/DISTR ~			75	ns	100 pF load
+	to data	•	•			
T ₁₁	DISTR/DISTR ~ to floating data delay	0		50	ns	100 pF load
т	DOSTR/DOSTR ~ strobe	50	1 .			
T ₁₂	width	50			ns	
T ₁₃	Write cycle delay	55	İ			
T ₁₄	Write cycle = T ₁ + T ₁₂ + T ₁₃	135			ns	
T ₁₅	Data setup time	10			ns	
	Data hold time		1		ns	
T ₁₆		25			ns	100 51 1
T ₁₇	Chip select output delay from select]	50	ns	100 pF load
T ₁₈	Address hold time from	0	}			NI-a- d
'18	DISTR/DISTR ~	U			ns	Note: 1
T ₁₉	Chip select hold time from	0			ns	Note: 1
119	DISTR/DISTR ~	•		ŀ	115	140fe. 1
T ₂₀	DISTR/DISTR ~ delay from	10			ns	Note: 1
120	address				""	14016. 1
T ₂₁	DISTR/DISTR ~ delay from	10		1	ns	Note: 1
''	chip select				"13	14016. 1
T ₂₂	Address hold time from	5	1		ns	Note: 1
'22	DOSTR/DOSTR ~	·	1 .		1/3	Note. I
T ₂₃	Chip select hold time	5			ns	Note: 1
23	from DOSTR/DOSTR ~	•			"""	14010.1
T ₂₄	DOSTR/DOSTR ~ delay	25		1.47	ns	Note: 1
'24	from address				113	110.6.1
T ₂₅	DOSTR/DOSTR ~ delay	10			ns	Note: 1
25	from select				113	11010.1
T ₂₆	Reset pulse width	5	[ns	
T ₂₇	Clock high pulse duration	140			. ""	
T ₂₈	Clock low pulse duration	140			j	External clock
IKANS	MITTER					
_T	Delay from rising edge of			75		100 aF load
T ₂₉	DOSTR/DOSTR ~ to reset			75	ns	100 pF load
	interrupt					
<u></u>	пионири				L	

T-75-37-05

SYMBOL	PARAMETER		LIMITS		UNITS	CONDITIONS
		MIN	TYP	MAX		
T ₃₀	Delay from initial INT	24		40		
	reset to transmit start					
T ₃₁	Delay from initial Write to interrupt	16		24	•	
T ₃₂	Delay from stop to next start			100	ns	·
T ₃₃	Delay from start bit low to interrupt high			8	*	
T ₃₄	Delay from DISTR/DISTR ~ to reset interrupt			75	ns	100 pF load
MODE	M CONTROL					
T ₃₅	Delay from DOSTR/			50	ns	100 pF load
T ₃₆	DOSTR ~ to output Delay to set interrupt from MODEM input			70	ns	100 pF load
T ₃₇	Delay to reset interrupt from DISTR/DISTR~			70	ns	100 pF load
BAUD	RATE GENERATOR		! !			
N	Baud rate devisor	1		216-1		
T ₃₈	Baud out negative edge delay	'		100	ns	100 pF load
T ₃₉	Baud out positive edge delay	·		100	ns	100 pF load
T ₄₀	Baud out down time	425			ns	100 pF load, Note: 2
. T ₄₁	Baud out up time	250			ns	100 pF load, Note: 2
RECEI	VER					
T ₄₂	Delay from RCLK to sample time			500	ns	
T ₄₃	Delay from stop to set interrupt			1Rclk	ns	100 pF load
T ₄₄	Delay from DISTR/DISTR ~ to reset interrupt			200	ns	100 pF load

Note 1: Applicable only when ADS ~ is tied low

Note 2: Fx = 3.1 MHz clock

* Baudout ~ cycle

DC ELECTRICAL CHARACTERISTICS

T-75-37-05

 $T_A = 0$ °C to +70°C, $V_{CC} = 5.0V \pm 10$ %, unless otherwise specified.

YMBOL	PARAMETER		LIMITS		UNITS	CONDITIONS
		MIN	TYP	MAX		
VILCK	Clock input low level	-0.5		0.6	V	
VIHCK	Clock input high level	3.0	1	Vcc	٧	
V _{IL}	Input low level	-0.5	1	0.8	٧	
VIH	Input high level	2.2	1	Vcc	V	
VOL	Output low level		1 1	0.4	٧	I _{OI} = 6 mA on all outputs
VOH	Output high level	2.4	1 1	•	٧	I _{OH} = -6 mA
Icc	Avg power supply current			6	mA	5. .
I _{ΙL}	Input leakage			±10	uA	
ICL	Clock leakage		1 1	±10	uA	

REGISTER FUNCTIONAL DESCRIPTIONS TRANSMIT AND RECEIVE HOLDING REGISTER (THR & RHR)

The serial transmitter section consists of a Transmit Hold Register (THR) and Transmit Shift Register (TSR). The status of the transmit hold register is provided in the Line Status Register. Writing to this register will transfer the contents of data bus (D7-D0) to the Transmit holding register whenever the transmitter holding register or transmitter shift register is empty. The transmit holding register empty flag will be set to "1" when the transmitter is empty or data is transferred to the transmit shift register. Note that a write operation should be performed when the transmit holding register empty flag is set. On the falling edge of the start bit, the receiver internal counter will start to count 7 1/2 clocks (16x clock) which is the

center of the start bit. The start bit is valid if the SIN is still low at the mid-bit sample of the start bit. Verifying the start bit prevents the receiver from assembling a false data character due to a low going noise spike on the SIN input. Receiver status codes will be posted in the Line Status Register.

XR-16C450 ACCESSIBLE REGISTERS

T-75-37-05

Register	BIT-7	BIT-6	BIT-5	BIT-4	BIT-3	BIT-2	BIT-1	BIT-0
RHR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
THR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
IER	0	0	0	0	modem status interrupt	receive line status interrupt	transmit holding register	receive holding register
ISR	o	o	0	0	0	int priority bit-1	int priority bit-0	int status
LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bits	word length bit-1	word length bit-0
MCR	0	o	0 -	loop back	OP2~	OPI~	RTS~	DTR~
LSR	o	trans. empty	trans. holding empty	break interrupt	framing error	parity error	overrun error	receive data ready
MSR	CD~	RI~	DSR~	стѕ~	delta CD~	delta RI~	delta DSR~	delta CTS~
SPR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
DLL	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
DLM	bit-15	bit-14	bit-13	bit-12	bit-11	bit-10	bit-9	bit-8

INTERRUPT ENABLE REGISTER (IER)

The Interrupt enable register (IER) masks the incoming interrupts from receiver ready, transmitter empty, line status and modem status registers to the INT output pin.

IER BIT-0:

0 = disable the receiver ready interrupt

1 = enable receiver ready interrupt

IER BIT-1:

0 = disable transmitter empty interrupt

1 = enable transmitter empty interrupt

IER BIT-2:

0 = disable receiver line status interrupt

1 = enable receiver line status interrupt

IER BIT-3:

0 = disable the modem status register interrupt

1 = enable the modem status register interrupt

IER BIT 7-4:

All these bits are set to logic zero

3

T-75-37-05

INTERRUPT STATUS REGISTER (ISR)

The XR-16C450 provides four level prioritized interrupt conditions to minimize software overhead during data character transfers. The Interrupt Status Register (ISR) provides the source of the interrupt in prioritized matter. During the read cycle, the XR-16C450 provides the highest interrupt level to be serviced by CPU, no other interrupts are acknowledged until the particular interrupt is serviced. The following are the prioritized interrupt levels:

Priority level	Source of the interrupts
1	ISR (Receiver Line Status Register)
2	RXRDY (Received Data Ready)
3	TXRDY (Transmitter holding register empty)
4	MSR (Modern Status Register)

ISR BIT-0:

0=an interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine.

1=no interrupt pending

ISR BIT 1-2:

Logical combination of these bits, provides the highest priority interrupt pending.

ISR BIT 3-7:

These bits are not used and are set to zero.

LINE CONTROL REGISTER (LCR)

The Line Control Register is used to specify the asynchronous data communication format. The word length and number of the stop bits, and parity can be selected by writing appropriate bits in this register.

LCR B!T1-0:

These two bits specify the word length to be transmitted or received.

00=5 bits word length

01=6 bits word length

10=7 bits word length

11=8 bits word length

LCR BIT-2:

The number of stop bits can be specified by this bit.

0=1 stop bit, when word length=5, 6, 7, 8 bits

1=1 and 1 /2 stop bit, when word length=5 bits

1=2 stop bits, word length=6, 7, 8 bits

LCR BIT-3:

Parity or no parity can be selected via this bit. 0=no parity

1=a parity bit is generated during the transmission, receiver also checks for received parity.

LCR BIT-4:

If the parity bit is enabled, LCR BIT-4 selects the even or odd parity format.

0=odd parity is generated by calculating odd number of 1's in the transmitted data, receiver also checks for same format.

1=an even parity bit is generated by calculating the number of even 1's in the transmitted or received data.

LCR BIT-5:

If the parity bit is enabled, LCR BIT-5 selects the stick parity format.

0=parity bit is forced to "1" in the transmitted and received data.

1=parity bit is forced to "0" in the transmitted and received data.

LCR BIT-6:

Break control bit.

1=forces the transmitter output (SOUT) to go low to alert the communication terminal.

0=normal operating condition.

LCR BIT-7:

The internal baud rate counter latch enable(DLAB). 0=normal operation.

1=select divisor latch register.

MODEM CONTROL REGISTER (MCR)

This register controls the interface with the MODEM or a peripheral device (RS232).

MCR BIT-0:

0=force DTR ~ output to high.

1=force DTR ~ output to low.

MCR BIT-1:

0=force RTS ~ output to high.

1=force RTS ~ output to low.

MCR BIT-2:

0=set OUT1 output to high.

1=set OUT1 output to low.

T-75-37-05

MCR BIT -3:

0=set OUT2~ output to high. 1=set OUT2~ output to low.

MCR BIT -4:

0=normal operating mode.

1=enable local loop-back mode (diagnostics). The transmitter output (SOUT) is set high (mark condition), the Receiver input (SIN), CTS~, DSR~, DCD~, and RI~ are disabled. Internally the transmitter output is connected to the receiver input and DTR~, RTS~, OUT1~ and OUT2~ are connected to modem control inputs. In this mode, the receiver and transmitter interrupts are fully operational. The Modern Control Interrupt are also operational, but the interrupt sources are now the lower four bits of the Modem Control Register instead of the four Modern Control inputs. The interrupts are still controlled by the IER.

MCR BIT 5-7:

Not used. Are set to zero permanently.

LINE STATUS REGISTER (LSR)

This register provides the status of data transfer to the CPU.

LSR BIT-0:

0=no data in receive holding register.

1=data has been received and saved in the receive holding register.

LSR BIT-1:

0=no overrun error (normal).

1=overrun error, next character arrived before receive holding register was emptied.

LSR BIT-2:

0=no parity error (normal).

1=parity error, received data does not have correct parity information.

LSR BIT-3:

0=no framing error (normal).

1=framing error received data did not have a valid stop bit.

LSR BIT-4:

0=no break condition (normal).

1=receiver received a break signal (SIN was low for one character time frame).

LSR BIT-5:

0=transmit holding register is full. XR-16C450 will not accept any data for transmission.

1 =transmit holding register is empty. CPU can load the next character.

I SR BIT-6:

0=transmitter holding and shift registers are full. 1=transmitter holding and shift registers are empty.

LSR BIT-7:

Not used. Set to zero permanently.

MODEM STATUS REGISTER (MSR)

This register provides the current state of the control lines from the modern or peripheral to the CPU. Four bits of this register are used to indicate the changed information. These bits are set to "1" whenever a control input from the MODEM changes state. They are set to "0" whenever the CPU reads this register.

MSR BIT-0:

Indicates that the CTS~ input to the XR-16C450 has changed state since the last time it was read.

MSR BIT-1:

Indicates that the DSR~ input to the XR-16C450 has changed state since the last time it was read.

MSR BIT-2:

Indicates that the RI~ input to the XR-16C450 has changed from a low to a high state.

MSR BIT-3:

Indicates that the DCD~ input to the XR-16C450 has changed state since the last time it was read.

MSR BIT-4:

This bit is equivalent to RTS~ in the MCR during loop mode. It is the compliment of the CTS~ input.

MSR BIT-5:

This bit is equivalent to DTR~ the MCR during loop mode. It is the compliment of the DSR~ input.

MSR BIT-6:

This bit is equivalent to OUT1~ in the MCR during loop mode. It is the compliment of the RI~ input.

MSR BIT-7:

This bit is equivalent to OUT2~ in the MCR during loop mode. It is the compliment to the DCD~ input.

SCRATCH-PAD REGISTER (SR)

XR-16C450 provides a temporary data register to store 8 bits of information for variable use.

3

BAUD RATE GENERATOR PROGRAMMING TABLE (1.8432 MHz):

BAUD RATE	16 x CLOCK DIVISOR	% ERROR
50	2304	
75	1536	
110	1047	0.026
134.5	857	0.058
150	768	
300	384	
600	192	
1200	96	
1800	64	
2000	58	0.69
2400	48	
3600	32	
4800	24	
7200	16	
9600	12	
19.2K	6	
38.4K	3	•
56K	2	2.86

XR-16C450 EXTERNAL RESET CONDITION TABLE:


REGISTERS	RESET STATE
IER	IER BITS 0-7=0
ISR	ISR BIT-0=1, ISR BITS 1-7=0
LCR	LCR BITS 0-7=0
MCR	MCR BITS 0-7=0
LSR	LSR BITS 0-4=0, LSR BITS 5-6=1,
	LSR BIT 7=0
MSR	MSR BITS 0-3=0,
	MSR BITS 4-7=input signals

SIGNALS	RESET STATE
SOUT	High
OUT1~	High
OUT2~	High
RTS~	High
DTR~	High
INT	BITS 0-3≔low

TIMING DIAGRAM


T-75-37-05

WRITE CYCLE TIMING



READ CYCLE TIMING


P = PARITY




T-75-37-05

TIMING DIAGRAM

RECEIVER TIMING




TRANSMITTER TIMING




TIMING DIAGRAM

MODEM TIMING

T-75-37-05



BAUDOUT~ TIMING



T-75-37-05

