



### General Description

The XR79110 is a 10A synchronous step-down Power Module for point-of-load supplies. A wide 4.5V to 22V input voltage range allows for single supply operation from industry standard 5V, 12V, and 19.6V rails.

With a proprietary emulated current mode Constant On-Time (COT) control scheme, the XR79110 provides extremely fast line and load transient response using ceramic output capacitors. It requires no loop compensation hence simplifying circuit implementation and reducing overall component count. The control loop also provides 0.35% load and 0.1% line regulation and maintains constant operating frequency. A selectable power saving mode allows the user to operate in discontinuous mode (DCM) at light current loads thereby significantly increasing the converter efficiency. With a 96% peak efficiency and 90% for loads as low as 100mA, the XR79110 is suitable for applications where low power losses are important.

A host of protection features, including over-current, over-temperature, short-circuit and UVLO, help achieve safe operation under abnormal operating conditions.

The XR79110 is available in a RoHS compliant, green/halogen free space-saving 72-pin 10x10x4mm QFN package with a 260°C lead solder temperature. With integrated controller, drivers, bootstrap diode and capacitor, MOSFETs, inductor, CIN and COUT, this solution allows the smallest possible 10A POL design.

### FEATURES


- Controller, drivers, bootstrap diode and capacitor, MOSFETs, Inductor, CIN and COUT integrated in one package
- 10A Step Down Module
  - Wide 4.5V to 22V Input Voltage Range
  - >0.6V Adjustable Output Voltage
- Proprietary Constant On-Time Control
  - No Loop Compensation Required
  - Stable Ceramic Output Capacitor Operation
  - Programmable 200ns to 2µs On-Time
  - Constant 400kHz to 600kHz Frequency
- Selectable CCM or CCM/DCM
  - CCM/DCM for high efficiency at light-load
  - CCM for constant frequency at light-load
- Programmable Hiccup Current Limit with Thermal Compensation
- Precision Enable and Power Good flag
- Programmable Soft-start
- 72-pin 10x10x4mm QFN package 260°C solder temperature

### APPLICATIONS


- Networking and Communications
- Fast Transient Point-of-Loads
- Industrial and Medical Equipment
- Embedded High Power FPGA

Ordering Information – [back page](#)

### Typical Application



Line Regulation



## Absolute Maximum Ratings

Stresses beyond the limits listed below may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

$PV_{IN}, V_{IN}$	-0.3V to 25V
$V_{CC}$	-0.3V to 6.0V
BST	-0.3V to 31V <sup>1</sup>
BST-SW	-0.3V to 6V
SW, ILIM	-1V to 25V <sup>1,2</sup>
ALL other pins	-0.3V to $V_{CC}+0.3V$
Storage Temperature	-65°C to +150°C
Junction Temperature	150°C
Power Dissipation	Internally Limited
Lead Temperature (Soldering, 10 sec)	260°C MSL3
ESD Rating (HBM - Human Body Model)	2kV
ESD Rating (CDM - Charged Device Model)	2kV

## Operating Conditions

$PV_{IN}$	3V to 22V
$V_{IN}$	4.5V to 22V
$V_{CC}$	4.5V to 5.5V
SW, ILIM	-1V to 22V <sup>1</sup>
PGOOD, $V_{CC}$ , $T_{ON}$ , SS, EN, FB	-0.3V to 5.5V
Switching Frequency	400kHz to 600kHz <sup>3</sup>
Junction Temperature Range	-40°C to +125°C
JEDEC51 Package Thermal Resistance, $\theta_{JA}$	18.1°C/W
Package Power Dissipation at 25°C	5.5W

Note 1: No external voltage applied.

Note 2: SW pin's minimum DC range is -1V, transient is -5V for less than 50ns.

Note 3: Recommended frequency for optimum performance

## Electrical Characteristics

Unless otherwise noted:  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $BST = V_{CC}$ ,  $SW = AGND = PGND = 0\text{V}$ ,  $C_{VCC} = 4.7\mu\text{F}$ . Limits applying over the full operating temperature range are denoted by a “•”


Symbol	Parameter	Conditions		Min	Typ	Max	Units
Power Supply Characteristics							
$V_{IN}$	Input Voltage Range	VCC regulating or in dropout	•	4.5		22	V
		VCC tied to VIN	•	4.5		5.5	
$I_{VIN}$	VIN Input Supply Current	Not switching, $V_{IN} = 12\text{V}$ , $V_{FB} = 0.7\text{V}$	•		0.7	2	mA
$I_{VCC}$	VCC Quiescent Current	Not switching, $V_{CC} = V_{IN} = 5\text{V}$ , $V_{FB} = 0.7\text{V}$	•		0.7	2	mA
$I_{VIN}$	VIN Input Supply Current	$f = 500\text{kHz}$ , $R_{ON} = 61.9\text{k}$ , $V_{FB} = 0.58\text{V}$			11		mA
$I_{OFF}$	Shutdown Current	Enable = 0V, $V_{IN} = 12\text{V}$			1		$\mu\text{A}$
Enable and Under-Voltage Lock-Out UVLO							
$V_{IH\_EN}$	EN Pin Rising Threshold		•	1.8	1.9	2.0	V
$V_{EN\_HYS}$	EN Pin Hysteresis				50		mV
$V_{IH\_EN}$	EN Pin Rising Threshold for DCM/CCM operation		•	2.8	3.0	3.1	V
$V_{EN\_HYS}$	EN Pin Hysteresis				100		mV

Symbol	Parameter	Conditions		Min	Typ	Max	Units
	VCC UVLO Start Threshold, Rising Edge		•	4.00	4.25	4.40	V
	VCC UVLO Hysteresis		•	150	200		mV
Reference Voltage							
V <sub>REF</sub>	Reference Voltage	V <sub>IN</sub> = 5V to 22V, VCC regulating		0.597	0.600	0.603	V
		V <sub>IN</sub> = 4.5V to 5.5V, VCC tied to VIN		0.596	0.600	0.604	V
		V <sub>IN</sub> = 5V to 22V, VCC regulating	•	0.594	0.600	0.606	V
		V <sub>IN</sub> = 4.5V to 5.5V, VCC tied to VIN					
	DC Line Regulation	CCM, closed loop, V <sub>IN</sub> =4.5V-22V, applies to any C <sub>OUT</sub>			±0.10		%
	DC Load Regulation	CCM, closed loop, I <sub>OUT</sub> =0A-15A, applies to any C <sub>OUT</sub>			±0.35		%
Programmable Constant On-Time							
T <sub>ON(MIN)</sub>	Minimum Programmable On-Time	R <sub>ON</sub> = 6.98k, V <sub>IN</sub> = 22V			120		ns
T <sub>ON2</sub>	On-Time 2	R <sub>ON</sub> = 6.98k, V <sub>IN</sub> = 12V	•	148	184	220	ns
	f Corresponding to On-Time 2	V <sub>OUT</sub> = 1.0V		468	560	695	kHz
T <sub>ON3</sub>	On-Time 3	R <sub>ON</sub> = 16.2k, V <sub>IN</sub> = 12V	•	319	390	461	ns
	Minimum Off-Time		•		250	350	ns
Diode Emulation Mode							
	Zero Crossing Threshold	DC value measured during test			-2		mV
Soft-start							
	SS Charge Current		•	-14	-10	-6	µA
	SS Discharge Current	Fault present	•	1			mA
VCC Linear Regulator							
	VCC Output Voltage	V <sub>IN</sub> = 6V to 22V, I <sub>LOAD</sub> = 0 to 30mA	•	4.8	5.0	5.2	V
		V <sub>IN</sub> = 4.5V, R <sub>ON</sub> = 16.2k, f=670kHz	•	4.3	4.37		V
Power Good Output							
	Power Good Threshold			-10	-7.5	-5	%
	Power Good Hysteresis				2	4	%
	Power Good Sink Current			1			mA
Protection: OCP, OTP, Short-Circuit							
	Hiccup Timeout				110		ms
	ILIM Pin Source Current			45	50	55	µA
	ILIM Current Temperature Coefficient				0.4		%/°C
	OCP Comparator Offset		•	-8	0	+8	mV

Symbol	Parameter	Conditions		Min	Typ	Max	Units
	Current Limit Blanking	GL rising > 1V			100		ns
	Thermal Shutdown Threshold <sup>1</sup>	Rising temperature			150		°C
	Thermal Hysteresis <sup>1</sup>				15		°C
	VSCTH Feedback Pin Short-Circuit Threshold	Percent of $V_{REF}$ short circuit is active after PGOOD is asserted	•	50	60	70	%
Output Power Stage							
$R_{DS(on)}$	High-Side MOSFET $R_{DS(on)}$	$I_{DS} = 2A, V_{GS} = 4.5V$			8.2	10	mΩ
	Low-Side MOSFET $R_{DS(on)}$				7.8	10	mΩ
$I_{OUT}$	Maximum Output Current		•	10			A
L	Output Inductance			0.64	0.80	0.96	μH
$C_{IN}$	Input Capacitance				1		μF
$C_{OUT}$	Output Capacitance				2.2		μF
$C_{BST}$	Bootstrap Capacitance				0.1		μF

Note 1: Guaranteed by design

Pin Configuration, Top View




## Pin Assignments

Pin No.	Pin Name	Type	Description
1	SS	A	Soft-start pin. Connect an external capacitor between SS and AGND to program the soft-start rate based on the 10uA internal source current.
2	PGOOD	OD, O	Power-good output. This open-drain output is pulled low when $V_{OUT}$ is outside the regulation.
3	FB	A	Feedback input to feedback comparator. Connect with a set of resistors to VOUT and AGND in order to program VOUT.
4, 5, 69, 70, AGND Pad	AGND	A	Analog ground. Control circuitry of the IC is referenced to this pin.
6	VIN	PWR	IC supply input. Provides power to internal LDO.
7	VCC	PWR	The output of LDO. Bypass with a 4.7uF capacitor to AGND. For operation from a 5V <sub>IN</sub> rail, VCC should be tied to VIN.
8	PGND	PWR	Controller low-side driver ground. Connect with a short trace to closest PGND pins or PGND pad.
13-23, 51-56, PGND pads	PGND	PWR	Ground of the power stage. Should be connected to the system's power ground plane.
9-12, 24-30, SW Pad	SW	PWR	Switching node. It is internally connected. Use thermal vias and/or sufficient PCB land area in order to heatsink the low-side FET and the inductor.
31-50, VOUT Pad	VOUT	PWR	Output of the power stage. Place the output filter capacitors as close as possible to these pins.
58-65, PVIN Pad	PVIN	PWR	Power stage input voltage. Place the input filter capacitors as close as possible to these pins.
66, 67, BST Pad	BST	A	Controller high-side driver supply pin. It is internally connected to SW via a 0.1uF bootstrap capacitor. Leave these pins floating.
68	ILIM	A	Over-current protection programming. Connect with a short trace to SW pins.
71	EN/MODE	I	Precision enable pin. Pulling this pin above 1.9V will turn the IC on and it will operate in Forced CCM. If the voltage is raised above 3.0V, then the IC will operate in DCM or CCM depending on load.
72	TON	A	Constant on-time programming pin. Connect with a resistor to AGND.

Type: A = Analog, I = Input, O = Output, I/O = Input/Output, PWR = Power, OD = Open-Drain

Functional Block Diagram



## Typical Performance Characteristics

Unless otherwise noted:  $V_{IN} = 12V$ ,  $V_{OUT} = 1.2V$ ,  $I_{OUT} = 10A$ ,  $f = 500kHz$ ,  $T_A = 25^\circ C$ . Schematic from the application information section.




Figure 1: Load Regulation




Figure 2: Line regulation




Figure 3:  $T_{ON}$  versus  $R_{ON}$




Figure 4:  $T_{ON}$  versus  $V_{IN}$ ,  $R_{ON} = 6.98k$




Figure 5: frequency versus  $I_{OUT}$




Figure 6: frequency versus  $V_{IN}$



### Typical Performance Characteristics

Unless otherwise noted:  $V_{IN} = 12V$ ,  $V_{OUT}=1.2V$ ,  $I_{OUT}=10A$ ,  $f=500kHz$ ,  $T_A = 25^{\circ}C$ . Schematic from the application information section.




Figure 7:  $I_{OCP}$  versus  $R_{LIM}$




Figure 8:  $V_{REF}$  versus temperature




Figure 9:  $I_{LIM}$  versus temperature




Figure 10:  $T_{ON}$  versus temperature,  $R_{ON}=16.2k\Omega$




Figure 11: Inductance versus Current




Figure 12:  $V_{OUT}$  versus  $f$ ,  $V_{IN}=12V$

### Typical Performance Characteristics

Unless otherwise noted:  $V_{IN} = 12V$ ,  $V_{OUT}=1.2V$ ,  $I_{OUT}=10A$ ,  $f=500kHz$ ,  $T_A = 25^\circ C$ . Schematic from the application information section.




Figure 13: Steady state, CCM,  $I_{OUT}=10A$




Figure 14: Steady state, DCM,  $I_{OUT}=0A$




Figure 15: Power up, Forced CCM




Figure 16: Power up, DCM/CCM




Figure 17: Load step, Forced CCM, 0A-5A-0A




Figure 18: Load step, DCM/CCM, 0A-5A-0A

## Efficiency and Package Thermal Derating

Unless otherwise noted:  $T_{AMBIENT} = 25^{\circ}C$ , No Air flow,  $f=500kHz$ , Schematic from the application information section.




Figure 19: Efficiency,  $V_{IN}=5V$




Figure 20: Maximum  $T_{AMBIENT}$  vs  $I_{OUT}$ ,  $V_{IN}=5V$




Figure 21: Efficiency,  $V_{IN}=12V$




Figure 22: Maximum  $T_{AMBIENT}$  vs  $I_{OUT}$ ,  $V_{IN}=12V$




Figure 23: Efficiency,  $V_{IN}=19.6V$




Figure 24: Maximum  $T_{AMBIENT}$  vs  $I_{OUT}$ ,  $V_{IN}=19.6V$

## Functional Description

XR79110 is a synchronous step-down proprietary emulated current-mode Constant On-Time (COT) Module. The on-time, which is programmed via  $R_{ON}$ , is inversely proportional to  $V_{IN}$  and maintains a nearly constant frequency. The emulated current-mode control is stable with ceramic output capacitors.

Each switching cycle begins with GH signal turning on the high-side (switching) FET for a preprogrammed time. At the end of the on-time, the high-side FET is turned off and the low-side (synchronous) FET is turned on for a preset minimum time (250ns nominal). This parameter is termed Minimum Off-Time. After the minimum off-time, the voltage at the feedback pin FB is compared to an internal voltage ramp at the feedback comparator. When  $V_{FB}$  drops below the ramp voltage, the high-side FET is turned on and the cycle repeats. This voltage ramp constitutes an emulated current ramp and makes possible the use of ceramic capacitors, in addition to other capacitor types, for output filtering.

### Enable/Mode Input (EN/MODE)

EN/MODE pin accepts a tri-level signal that is used to control turn on/off. It also selects between two modes of operation: 'Forced CCM' and 'DCM/CCM'. If EN is pulled below 1.8V, the Module shuts down. A voltage between 2.0V and 2.8V selects the Forced CCM mode which will run the Module in continuous conduction at all times. A voltage higher than 3.1V selects the DCM/CCM mode which will run the Module in discontinuous conduction at light loads.

### Selecting the Forced CCM Mode

In order to set the Module to operate in Forced CCM, a voltage between 2.0V and 2.8V must be applied to EN/MODE. This can be achieved with an external control signal that meets the above voltage requirement. Where an external control is not available, the EN/MODE can be derived from  $V_{IN}$ . If  $V_{IN}$  is well regulated, use a resistor divider and set the voltage to 2.5V. If  $V_{IN}$  varies over a wide range, the circuit shown in figure 25 can be used to generate the required voltage. Note that at  $V_{IN}$  of 5V and 22V the nominal Zener voltage is 3.8V and 4.7V respectively. Therefore for  $V_{IN}$  in the range of 5V to 22V, the circuit shown in figure 25 will generate  $V_{EN}$  required for Forced CCM.

### Selecting the DCM/CCM Mode

In order to set the Module operation to DCM/CCM, a voltage between 3.1V and 5.5V must be applied to EN/MODE pin. If an external control signal is available, it can be directly connected to EN/MODE. In applications where an external control is not available, EN/MODE input can be derived from  $V_{IN}$ . If  $V_{IN}$  is well regulated, use a resistor

divider and set the voltage to 4V. If  $V_{IN}$  varies over a wide range, the circuit shown in figure 26 can be used to generate the required voltage.




Figure 25: Selecting Forced CCM by deriving EN/MODE from  $V_{IN}$




Figure 26: Selecting DCM/CCM by deriving EN/MODE from  $V_{IN}$

### Programming the On-Time

The On-Time  $T_{ON}$  is programmed via resistor  $R_{ON}$  according to following equation:

$$R_{ON} = \frac{V_{IN} \times [T_{ON} - (25 \times 10^{-9})]}{2.7 \times 10^{-10}}$$

where  $T_{ON}$  is calculated from:

$$T_{ON} = \frac{V_{OUT}}{V_{IN} \times f \times Eff}$$

where:

$f$  is the desired switching frequency at nominal  $I_{OUT}$

$Eff$  is the Module efficiency corresponding to nominal  $I_{OUT}$  shown in figures 19, 21, 23

Substituting for  $T_{ON}$  in the first equation we get:

$$R_{ON} = \frac{\left(\frac{V_{OUT}}{f \times Eff}\right) - [(25 \times 10^{-9}) \times V_{IN}]}{2.7 \times 10^{-10}}$$

### Over-Current Protection (OCP)

If load current exceeds the programmed over-current,  $I_{OCP}$  for four consecutive switching cycles, then Module enters hiccup mode of operation. In hiccup, the MOSFET gates are turned off for 110ms (hiccup timeout). Following the hiccup timeout, a soft-start is attempted. If OCP persists, hiccup timeout will repeat. The Module will remain in hiccup mode until load current is reduced below the programmed  $I_{OCP}$ . In order to program the over-current protection, use the following equation:

$$RLIM = \frac{(I_{OCP} \times R_{DS}) + 8mV}{ILIM}$$

Where:

$RLIM$  is resistor value for programming  $I_{OCP}$

$I_{OCP}$  is the over-current threshold to be programmed

$R_{DS}$  is the MOSFET rated On Resistance (10m $\Omega$ )

8mV is the OCP comparator maximum offset

$ILIM$  is the internal current that generates the necessary OCP comparator threshold (use 45 $\mu$ A).

Note that  $ILIM$  has a positive temperature coefficient of 0.4%/°C (figure 9). This is meant to roughly match and compensate for positive temperature coefficient of the synchronous FET. Graph of typical  $I_{OCP}$  versus  $RLIM$  is shown in figure 7.

### Short-Circuit Protection (SCP)

If the output voltage drops below 60% of its programmed value, the Module will enter hiccup mode. Hiccup will persist until short-circuit is removed. SCP circuit becomes active after PGOOD asserts high.

### Over-Temperature (OTP)

OTP triggers at a nominal die temperature of 150°C. The gate of switching FET and synchronous FET are turned off. When die temperature cools down to 135°C, soft-start is initiated and operation resumes.

### Programming the Output Voltage

Use an external voltage divider as shown in the Application Circuit to program the output voltage  $V_{OUT}$ .

$$R1 = R2 \times \left(\frac{V_{OUT}}{0.6} - 1\right)$$

where  $R2$  has a nominal value of 2k $\Omega$ .

### Programming the Soft-start

Place a capacitor  $CSS$  between the SS and AGND pins to program the soft-start. In order to program a soft-start time of TSS, calculate the required capacitance  $CSS$  from the following equation:

$$CSS = TSS \times \left(\frac{10\mu A}{0.6V}\right)$$

### Feed-Forward Capacitor ( $C_{FF}$ )

A feed-forward capacitor ( $C_{FF}$ ) may be necessary depending on the Equivalent Series Resistance (ESR) of  $C_{OUT}$ . If

only ceramic output capacitors are used for  $C_{OUT}$  then a  $C_{FF}$  is necessary. Calculate  $C_{FF}$  from:

$$C_{FF} = \frac{1}{2 \times \pi \times 80kHz \times R1}$$

where:

$R1$  is the resistor that  $C_{FF}$  is placed in parallel with

80kHz is the location of the Zero formed by  $R1$  and  $C_{FF}$

Note that minimum required  $C_{OUT}$  is 90uF when using ceramic capacitors.

When using capacitors with higher ESR, such as PANASONIC TPE series, a  $C_{FF}$  is not required provided following conditions are met:

1. The frequency of output filter LC double-pole  $f_{LC}$  should be less than 15kHz.
2. The frequency of ESR Zero  $f_{Zero,ESR}$  should be at least three times larger than  $f_{LC}$ .

As an example the application circuit has  $f_{LC}=8.3kHz$  and  $f_{Zero,ESR}=48kHz$ .

### Maximum Allowable Voltage Ripple at FB pin

Note that the steady-state voltage ripple at feedback pin FB ( $V_{FB,RIPPLE}$ ) must not exceed 50mV in order for the Module to function correctly. If  $V_{FB,RIPPLE}$  is larger than 50mV then  $C_{OUT}$  should be increased as necessary in order to keep the  $V_{FB,RIPPLE}$  below 50mV.

### Feed-Forward Resistor ( $R_{FF}$ )


Poor PCB layout can cause FET switching noise at the output that may couple to the FB pin via  $C_{FF}$ . Excessive noise at FB will cause poor load regulation. To solve this problem place a resistor  $R_{FF}$  in series with  $C_{FF}$ .  $R_{FF}$  value up to 2% of  $R1$  is acceptable.

### $V_{OUT}$ versus frequency curves


$V_{OUT}$  versus switching frequency ( $f$ ) curves corresponding to peak-to-peak inductor current ripple ( $\Delta IL$ ) are plotted in figure 12. For a particular  $V_{IN}$ ,  $V_{OUT}$  and  $f$  the magnitude of  $\Delta IL$  can be determined from figure 12. As an example, for  $V_{IN}=12V$ ,  $V_{OUT}=1.5V$  and  $f=400kHz$  the  $\Delta IL$  is 5A. Alternately for a given  $V_{IN}$ ,  $V_{OUT}$  and  $\Delta IL$  the required switching

frequency can be ascertained. For example for  $V_{IN}=12V$ ,  $V_{OUT}=1.5V$  and  $\Delta IL=4A$  the required  $f$  is 500kHz.


Application Circuit




Mechanical Dimensions




TOP VIEW



BOTTOM VIEW



SIDE VIEW




DETAIL A

PACKAGE	72L 10x10 SIP-LPCC		
REF.	MIN.	NOM.	MAX.
A	3.90	4.00	4.10
b	0.20	0.25	0.30
L	0.50	0.60	0.70
D	10.00 BSC		
D1	1.94	2.04	2.14
D2	3.45	3.55	3.65
D3	5.26	5.36	5.46
D4	3.38	3.48	3.58
D5	2.735	2.835	2.935
D6	1.28	1.38	1.48
D7	1.975	2.075	2.175
D8	0.45	0.55	0.65
D9	0.45	0.55	0.65
E	10.00 BSC		
E1	6.30	6.40	6.50
E2	1.05	1.15	1.25
E3	6.30	6.40	6.50
E4	0.78	0.88	0.98
E5	2.425	2.525	2.625
E6	1.98	2.08	2.18
E7	1.975	2.075	2.175
E8	1.05	1.15	1.25
E9	1.05	1.15	1.25
e	0.50 BSC		
n	72		
nD	19		
nE	17		

SYMBOL	COMMON DIMENSIONS			NOTE
	MIN.	NOM.	MAX.	
A1	0	0.02	0.05	
A3	0.20 REF.			
TOLERANCES OF FORM AND POSITION				
aaa	0.10			
bbb	0.10			
ccc	0.10			
ddd	0.05			
eee	0.08			






## TERMINAL AND PAD EDGE DETAILS

### NOTES:


1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3.  $n$  IS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEDEC PUBLICATION 95 SPP-002. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
5. DIMENSION  $b$  APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.
6.  $nD$  AND  $nE$  REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
8. TOLERANCE FOR EXPOSED DAP EDGE LOCATION DIMENSION IN PAGE 2 IS  $\pm 0.1$ MM.
9. DRAWING DOES NOT INCLUDE PLASTIC OR METAL PROTRUSION OR CUTTING BURR

## RECOMMENDED STENCIL DESIGN



NOTE: DASH LINE REFERS TO  
SOLDER STENCIL OPENING

## RECOMMENDED LAND PATTERN



NOTE: DASH LINE REFERS TO LAND PATTERN

## Ordering Information

Part Number	Package	JEDEC Compliant	Operating Temperature Range	Packaging Quantity	Marking
XR79110EL-F	10x10mm QFN	Yes	-40°C to +125°C	Tray	XR79110EL YYWWF XXXXXXXX
XR79110ELTR-F				Tape and Reel	
XR79110EVB	XR79110 Evaluation Board				

“YY” = Year (last two digits)- “WW” = Work Week- “X” = Lot Number; when applicable

## Revision History

Revision	Date	Description
1A	December 2014	ECN 1451-08
1B	January 2015	Corrected schematic on page 1, ECN 1504-05
1C	June 2015	Added CFF/RFF to Application Circuit, updated figure 12, added writeup “maximum allowable ripple at FB pin” and “VOU versus frequency curves”
2A	January 2016	Changed minimum VIN to 4.5V, Added CDM rating, changed VCC(MIN)=4.3V at VIN=4.5V, added VCC UVLO Hysteresis min=150mV across temperature, changed POD

For Further Assistance:

**Technical Support:** [techsupport.exar.com](mailto:techsupport.exar.com)

**Technical Documentation:** [www.exar.com/techdoc](http://www.exar.com/techdoc)

**Exar Corporation Headquarters and Sales Offices**

48720 Kato Road Tel.: +1 (510) 668-7000  
Fremont, CA 95438 - USA Fax: +1 (510) 668-7001



## NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.