

Rev. 1.2.0

GENERAL DESCRIPTION

The XRP2997 is a Double Data Rate (DDR) termination voltage regulator supporting all power requirements of DDR I, II and III memories and is capable of sinking or sourcing 2A continuously.

Tightly regulating its output voltage within ± 20 mV, the XRP2997 converts input voltages as low as 1.1V while the output voltage is adjustable through an external resistor divider or by forcing the V_{REF} pin voltage. It maintains a fast line and load transient response and only requires an output capacitance of 22µF to operate. An enable function via an external MOSFET and a soft start feature allow for a controlled implementation of power-up sequencing.

Built-in source/sink overcurrent, overtemperature and under-voltage lockout protections insure safe operation under abnormal operating conditions.

The XRP2997 meets JEDEC SSTL-2, SSTL-18, HSTL, SCSI-1 and SCSI-3 specifications for DDR SDRAM memories.

The XRP2997 is offered in a RoHS compliant, "green"/halogen free 8-pin Exposed Pad SOIC package.


TYPICAL APPLICATION DIAGRAM

APPLICATIONS

- DDR I/II/III Memory Termination
- Active Termination Buses
- Audio-Video Equipments
- Video-Graphics Cards

FEATURES

- DDR1, DDR2 and DDR3 Support
 - 0.75V_{TT} Generation
 - ±20mV Output Voltage Offset
- 2 Amps Continuous Current Sourcing & Sinking
 - 1.1V to 5.5V Wide Input Voltage Range
- Adjustable Output Voltage
- Suspend to RAM(STR), Enable & Soft Start Functions
- Stable with 22µF Ceramic Capacitor
- UVLO, Over Temperature and Over Current Protections
- Minimal External Components
- Pin/Function Compatible with SP2996B
- RoHS Compliant "Green"/Halogen Free 8-Pin SOIC Package



Exar Corporation



ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

VIN, VREF, VCNTL	0.3V to 6.0V
Junction Temperature Range	40°C to +150°C
Storage Temperature	65°C to +150°C
Lead Temperature (Soldering, 10 sec)	

OPERATING RATINGS

Operating Temperature Range40°C to	+85°C
Thermal Resistance θ_{JA}	0°C/W
Thermal Resistance θ_{JC} 1	6°C/W

ELECTRICAL SPECIFICATIONS

Specifications are for an Operating Ambient Temperature of $T_A = 25^{\circ}C$ only; limits applying over the full Operating Junction Temperature range are denoted by a "•". Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_A = 25^{\circ}C$, and are provided for reference purposes only. Unless otherwise indicated, $V_{IN} = 1.8V/1.5V$, $V_{CNTL} = 3.3V$, $V_{REF} = 0.5xV_{IN}$, $C_{OUT} = 22\mu$ F (ceramic), $T_A = 25^{\circ}C$.

Parameter	Min.	Тур.	Max.	Units	Conditions	
V_{IN} , Input Voltage Range	1.1	1.8/1.5	5.5	V	Keep $V_{CNTL} \ge V_{IN}$ during power on and power off sequences (note 4)	
V_{CNTL} , Input Voltage Range	2.375	3.3	5.5	V	Keep $V_{CNTL} \ge V_{IN}$ during power on and power off sequences (note 4)	
V _{out} , Output Voltage		V_{REF}		V	$I_{OUT} = 0 m A$	
V _{os} , Output Voltage Offset	-20		+20	mV	$I_{OUT} = 0 mA (note 1)$	
	-20		+20	mV	$I_{OUT} = 0.1 \text{mA to } +2 \text{A}$	
ΔV_{LOR} , Load Regulation	-20		+20	mV	$I_{OUT} = 0.1 \text{mA to} - 2 \text{A}$	
I _Q , Quiescent Current		2	90	μA	$V_{REF} < 0.2V, V_{OUT} = OFF$	
I_{CNTL} , Operating Current of V _{CNTL}		1	2.5	mA	$I_{OUT} = 0 m A$	
I _{REF} , Bias Current of V _{REF}	0		1	μA	$V_{REF} = 1.25V$	
I_{IL} , Current Limit	2.4	3		A	Source: $V_{OUT}=0.33xV_{REF}$ Sink: $V_{OUT}=0.95xV_{IN}$ (note 3)	
R _{DSCHG} , Output Discharge Resistance		18	25	Ω	V _{REF} =0V, V _{OUT} =0.3V	
Thermal Protection						
T _{sD} , Thermal Shutdown Temperature		160		°C	$3.3V \le V_{CNTL} \le 5V$, guaranteed by design (note 4)	
Thermal Shutdown Hysteresis		30		°C	Guaranteed by design	
Shutdown Specifications	•	•			·	
V _{TRIGGER} , Shutdown Threshold	0.6			v	Output ON $V_{REF} = 0V \rightarrow 1.25V$	
			0.2		Output OFF $V_{REF} = 1.25V \rightarrow 0V$	

Note 1: V_{OS} offset is the voltage measurement defined as V_{OUT} subtracted from V_{REF} .

Note 2: Load regulation is measured at constant junction temperature, using pulse testing with a short ON time.

Note 3: Current limit is measured by applying a short duration current pulse.

Note 4: In order to safely operate your system, V_{CNTL} must be > V_{IN} .



BLOCK DIAGRAM




Fig. 2: XRP2997 Block Diagram

PIN ASSIGNMENT




Fig. 3: XRP2997 Pin Assignment

PIN DESCRIPTION

Name	Pin Number	Description			
V _{IN}	1	Power Input Voltage			
CND	2	Cround Signal			
GND	Exposed Pad	Ground Signal			
V _{REF}	3	Reference Input Voltage. This input can also be used as an enable signal; pulling this pin low shuts down the XRP2997. Refer to typical application circuit.			
Vout	4	Output Voltage			
NC	5, 7, 8	NC			
V _{CNTL}	6	Voltage for the driver circuit and all analog blocks			

ORDERING INFORMATION

Part Number	Temperature Range	Marking	Package	Packing Quantity	Note 1	Note 2
XRP2997IDBTR-F	-40°C≤T _A ≤+85°C	XRP2997I YYWWF XXXXXX	Exposed pad SOIC-8	2.5K/Tape & Reel	RoHS Compliant Halogen Free	

"YY" = Year - "WW" = Work Week - "L" = Lead Free Indicator - "X" = Lot Number; when applicable.



TYPICAL PERFORMANCE CHARACTERISTICS

All data taken at $V_{IN} = 1.8V/1.5V$, $V_{CNTL} = 3.3V$, $V_{REF} = 0.5xV_{IN}$, $C_{OUT} = 22\mu F$ (ceramic), $T_A = 25^{\circ}C$, unless otherwise specified - Schematic and BOM from Application Information section of this datasheet.




Fig. 4: Turn on and turn off vs. Temperature




Fig. 6: Current limit (sourcing) vs. Temperature




Fig. 5: Output Voltage vs. Temperature




Fig. 7: Current limit (sinking) vs. Temperature

XRP2997

2A DDR I/II/III Bus Termination Regulator




Fig. 9: V_{IN} =1.8V, V_{REF} =0.9V source response




Fig. 11: V_{IN} =1.5V, V_{REF} =0.75V sink response




Fig. 10: V_{IN} =2.5V, V_{REF} =1.25V sink response






Fig. 8: V_{IN} =1.5V, V_{REF} =0.75V source response




Fig. 10: V_{IN} =2.5V, V_{REF} =1.25V source response






Fig. 9: V_{IN} =1.8V, V_{REF} =0.9V sink response

XRP2997

2A DDR I/II/III Bus Termination Regulator








Fig. 12: V_{IN} =1.5V, V_{REF} =0.75V sink short circuit




Fig. 14: V_{IN} =2.5V, V_{REF} =1.25V sink short circuit






Fig. 14: V_{IN} =1.5V, V_{REF} =0.75V source short circuit




Fig. 11: V_{IN} =2.5V, V_{REF} =1.25V source short circuit




Fig. 13: $V_{\text{IN}}{=}1.8V,\,V_{\text{REF}}{=}0.9V$ sink short circuit



APPLICATION INFORMATION

INPUT CAPACITOR CIN

Select the input capacitor CIN for voltage rating, RMS current rating and capacitance. The voltage rating should be at least 50% higher than the regulator's maximum input voltage. The value of this capacitor, its charge, should be selected in order to be able to supply enough current to the XRP2997 in the event of a transient increase of source current required. A minimum value of 10μ F is advised while a recommended value of 47μ F is

recommended for optimum transient response performance.

LAYOUT CONSIDERATIONS


The XRP2997 is offered in the 8-pin exposedpad SOIC package in order to facilitate power dissipation (heat dissipation). Power dissipation can be maximized by soldering the exposed pad to a large land area on top layer of PCB and by using vias to connect the exposed pad to an interlayer(s) or bottom layer. All capacitors should be placed as close as possible to the respective pins.

PACKAGE SPECIFICATION

8-PIN SOIC EXPOSED PAD

Unit: mm (inch)

Eject hole, oriented hole and mold mark are optional.





REVISION HISTORY

Revision	Date	Description
1.0.0	07/22/2011	Initial release of datasheet
1.1.0	01/09/2012	Corrected part number in ordering information
1.1.1	03/29/2012	Corrected turn on threshold from 0.8V to 0.6V. Typographical error.
1.2.0	10/29/2012	Reformat of datasheet Updated typical application schematics (figure 1) Addition of CIN selection under Application Information section

FOR FURTHER ASSISTANCE

Email:

Exar Technical Documentation:

customersupport@exar.com powertechsupport@exar.com http://www.exar.com/TechDoc/default.aspx?



EXAR CORPORATION

HEADQUARTERS AND SALES OFFICES 48720 Kato Road Fremont, CA 94538 – USA Tel.: +1 (510) 668-7000 Fax: +1 (510) 668-7030 www.exar.com

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.