www.DataShapril 2009 REV.1.0.0

#### **GENERAL DESCRIPTION**

The XRT83VL38 is a fully integrated Octal (eight channel) long-haul and short-haul line interface unit for T1 (1.544Mbps)  $100\Omega$ , E1 (2.048Mbps)  $75\Omega$  or  $120\Omega$ , or J1  $110\Omega$  applications.

In long-haul applications the XRT83VL38 accepts signals that have been attenuated from 0 to 36dB at 772kHz in T1 mode (equivalent of 0 to 6000 feet of cable loss) or 0 to 43dB at 1024kHz in E1 mode.

In T1 applications, the XRT83VL38 can generate five transmit pulse shapes to meet the short-haul Digital Cross-Connect (DSX-1) template requirements as well as for Channel Service Units (CSU) Line Build Out (LBO) filters of 0dB, -7.5dB -15dB and -22.5dB as required by FCC rules. It also provides programmable transmit pulse generators for each channel that can be used for output pulse shaping allowing performance improvement over a wide variety of conditions (The arbitrary pulse generators are available in both T1 and E1 modes).

The XRT83VL38 provides both a parallel/serial **Host** microprocessor interface as well as a **Hardware** mode for programming and control.

Both the B8ZS and HDB3 encoding and decoding functions are selectable as well as AMI. Two on-chip

crystal-less jitter attenuators with a 32 or 64 bit FIFO can be placed in the receive and the transmit paths with loop bandwidths of less than 3Hz. The XRT83VL38 provides a variety of loop-back and diagnostic features as well as transmit driver short circuit detection and receive loss of signal monitoring. It supports internal impedance matching for  $75\Omega,\,100\Omega,\,110\Omega$  and  $120\Omega$  for both transmitter and receiver. In the absence of the power supply, the transmit outputs and receive inputs are tri-stated allowing for redundancy applications. The chip includes an integrated programmable clock multiplier that can synthesize T1 or E1 master.

## **APPLICATIONS**

- T1 Digital Cross-Connects (DSX-1)
- ISDN Primary Rate Interface
- CSU/DSU E1/T1/J1 Interface
- T1/E1/J1 LAN/WAN Routers
- Public switching Systems and PBX Interfaces
- T1/E1/J1 Multiplexer and Channel Banks

### Features (See Page 2)









FIGURE 2. BLOCK DIAGRAM OF THE XRT83VL38 T1/E1/J1 LIU (HARDWARE MODE)



#### **FEATURES**

- Fully integrated eight channel long-haul or short-haul transceivers for E1,T1 or J1 applications
- Adaptive Receive Equalizer for up to 36dB cable attenuation
- Programable Transmit Pulse Shaper for E1,T1 or J1 short-haul interfaces
- Five fixed transmit pulse settings for T1 short-haul applications plus a fully programmable waveform generator for transmit output pulse shaping available for both T1 and E1 modes
- Transmit Line Build-Outs (LBO) for T1 long-haul application from 0dB to -22.5dB in three 7.5dB steps
- Selectable receiver sensitivity from 0 to 36dB cable loss for T1 @772kHz and 0 to 43dB for E1 @1024kHz
- Receive monitor mode handles 0 to 29dB resistive attenuation along with 0 to 6dB of cable attenuation for E1 and 0 to 3dB of cable attenuation for T1 modes
- Supports  $75\Omega$  and  $120\Omega$  (E1),  $100\Omega$  (T1) and  $110\Omega$  (J1) applications
- Internal and/or external impedance matching for 75 $\Omega$ , 100 $\Omega$ , 110 $\Omega$  and 120 $\Omega$
- Tri-State transmit output and receive input capability for redundancy applications
- Provides High Impedance for Tx and Rx during power off
- Transmit return loss meets or exceeds ETSI 300-166 standard
- On-chip digital clock recovery circuit for high input jitter tolerance
- Crystal-less digital jitter attenuator with 32-bit or 64-bit FIFO selectable in transmit or receive paths
- On-chip frequency multiplier generates T1 or E1 Master clocks
- High receiver interference immunity
- On-chip transmit short-circuit protection and limiting, and driver fail monitor output (DMO)
- Receive loss of signal (RLOS) output

- www.DataSi**REV.1.0.0**n
  - On-chip HDB3/B8ZS/AMI encoder/decoder functions
  - QRSS pattern generator and detection for testing and monitoring
  - Error and Bipolar Violation Insertion and Detection
  - Receiver Line Attenuation Indication Output in 1dB steps
  - Network Loop-Code Detection for automatic Loop-Back Activation/Deactivation
  - Transmit All Ones (TAOS) and In-Band Network Loop Up and Down code generators
  - Supports Local Analog, Remote, Digital and Dual Loop-Back Modes
  - Meets or exceeds T1 and E1 short-haul and long-haul network access specifications in ITU G.703, G.775, G.736 and G.823; TR-TSY-000499; ANSI T1.403 and T1.408; ETSI 300-166 and AT&T Pub 62411
  - Supports both Hardware and Host (parallel or serial) Microprocessor interface for programming
  - Programmable Interrupt
  - Low power dissipation
  - Logic inputs accept either 3.3V or 5V levels
  - Dual 3.3V and 1.8V Supply Operation
  - 225 ball BGA package
  - -40°C to +85°C Temperature Range

### ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT83VL38IB	225 Ball BGA	-40°C to +85°C



REV. 1.0.0

# FIGURE 3. PACKAGE PIN OUT

		1						,									,	-
DVDD_DR	NC12	RTIP_3	RRING_3	NC11	RRING_2	RTIP_2	RNEG_2	GAUGE	о∨ооо_µР	RTIP_6	RRING_6	SENSE	SER_PAR	RRING_7	RTIP_7	RVDD_7	DGND_DR	18
RCLK_3	RPOS_3	TGND_3	RGND_3	TVDD_3	TTIP_2	RGND_2	DGND_µP	AGND_BIAS	AVDD_BIAS	RPOS_6	RGND_6	RVDD_6	TRING_7	RGND_7	RPOS_7	DMO_6	RNEG_7	17
RLOS_3	RNEG_3	TTIP_3	RVDDD_3	TRING_3	TVDD_2	RVDD_2	RCLK_2	PTS1	RXON	<u> </u> E	RNEG_6	TIP_6	TIP_7	TGND_7	TGND_6	RCLK_7	TCLK_6	16
TCLK_2	TNEG_3	DMO_2	RPOS_2	TGND_2	TRING_2	DGND_DR	RLOS_2	RLOS_6	DVDD_DR	PTS2	RCLK_6	TVDD_6	TVDD_7	TRING_6	RLOS_7	TCLK_7	TPOS_6	15
JASELO	TPOS_2	TCLK_3	TPOS_3											TNEG_7	TPOS_7	TNEG_6	DMO_7	41
TXON_0 JASEL0	JASEL1	DMO_3	TNEG_2 TPOS_3											TXON_7	µPCLK	TXON_5 TNEG_6	TXON_4	13
A[7]	TX0N_3	TXON_2	TXON_1											TERSELO TXON_6 TXON_7 TNEG_7	TERSEL1 RXMUTE µPCLK TPOS_7	TEST	ICT	12
A[3]	A[6]	A[5]	A[4]											TERSELO	TERSEL1	RXTSEL	TXTSEL	7
A[1]	A[2]	A[0]	DVDD_PDR					L38	(w.	3GA				RXRES1	HW_HOST	DVDD_PDR RXTSEL	RXRESO	10
DVDD	DGND	DGND_PDR	DVDD_DR					XRT83VL38	(Top View)	225 Ball BGA				DVDD_DR	DGND_DR	D[1]	D[3]	6
CLKSEL0	CLKSEL1	CLKSEL2	DGND_DR					×		8				DGND_PDR	RESET	D[2]	D[4]	8
ALE_AS	SS	RD_DS	WR_R/W	-										[0]	[ <u>7</u> ]0	[9]0	D[5]	7
TAOS_2 RDY_DTACK	TAOS_1	TAOS_3	TAOS_0											TAOS_7	TAOS_4	TAOS_5	TAOS_6	9
TAOS_2 F	TNEG_1	TPOS_0	DMO_0	RVDD_1										DMO_4	TCLK_5	TPOS_5	TNEG_5	5
TPOS_1	TCLK_0	TNEG_0	DMO_1	TVDD_0	TVDD_1	TTIP_1	RLOS_1	DVDD_DR	SR_DR	GNDPLL_2	RNEG_5	TRING_5	DMO_5	TVDD_4	RNEG_4	TNEG_4	TPOS_4	4
TCLK_1	RCLK_0	RLOS_0	TGND_0	TTIP_0	TRING_1	RGND_1	RCLK_1		GNDPLL_1	RCLK_5	RPOS_5	RVDD_5	TGND_5	TGND_4	TCLK_4	RCLK_4	RLOS_4	က
RNEG_0	RPOS_0	RVDD_0	RGND_0	TRING_O	TGND_1	RPOS_1	RNEG_1	VDDPLL_2 VDDPLL_1	DGND_DR GNDPLL_1	RLOS_5	RGND_5	TTIP_5	TRING_4	TTIP_4	RGND_4	RPOS_4	RVDD_4	2
DGND_PDR	ОДТ	RTIP_0	RRING_0	SMT	RRING_1	RTIP_1	MCLKOUT	MCLKE1 \	MCLKT1 [	RTIP_5	RRING_5	TCLK	TVDD_5	Ē	RRING_4	RTIP_4	DVDD_PDR	-
4	В	O	Ω	Ш	ш	Ō	I	7	Y		Σ	Z	Ф	22	-	⊃	>	4

# **GENERAL DESCRIPTION 1**

Applications 1

Block Diagram of the XRT83VL38 T1/E1/J1 LIU (Host Mode) 1

Block Diagram of the XRT83VL38 T1/E1/J1 LIU (Hardware Mode) 2

Features 2

Ordering Information 3

Package Pin Out 4

PIN DESCRIPTION BY FUNCTION 5

Receive Sections 5

**Transmitter Sections 7** 

Microprocessor Interface 11

jitter Attenuator 14

Clock Synthesizer 14

Alarm Functions/Redundancy Support 16

Power and Ground 19

**FUNCTIONAL DESCRIPTION 22** 

Master Clock Generator 22

Two Input Clock Source 22

One Input Clock Source 22

Master Clock Generator 23

23

**RECEIVER 23** 

Receiver Input 23

Receive Monitor Mode 24

Receiver Loss of Signal (RLOS) 24

Simplified Diagram of -15dB T1/E1 Short Haul Mode and RLOS Condition 24

Simplified Diagram of -29dB T1/E1 Gain Mode and RLOS Condition 25

Simplified Diagram of -36dB T1/E1 Long Haul Mode and RLOS Condition 25

Simplified Diagram of Extended RLOS mode (E1 Only) 26

Receive HDB3/B8ZS Decoder 26

Recovered Clock (RCLK) Sampling Edge 26

Receive Clock and Output Data Timing 27

Jitter Attenuator 27

Gapped Clock (JA Must be Enabled in the Transmit Path) 27

Maximum Gap Width for Multiplexer/Mapper Applications 27

Arbitrary Pulse Generator for T1 and e1 28

Arbitrary Pulse Segment Assignment 28

TRANSMITTER 28

Digital Data Format 28

Transmit Clock (TCLK) Sampling Edge 28

Transmit Clock and Input Data Timing 29

Transmit HDB3/B8ZS Encoder 29

Examples of HDB3 Encoding 29

Examples of B8ZS Encoding 29

29

Driver Failure Monitor (DMO) 30

Transmit Pulse Shaper & Line Build Out (LBO) circuit 30

## XRT83VL38



# WWW.DOCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

Receive Equalizer Control and Transmit Line Build-Out Settings 30

Transmit and Receive Terminations 32

RECEIVER (Channels 0 - 7) 32

**Internal Receive Termination Mode 32** 

**Receive Termination Control 32** 

Simplified Diagram for the Internal Receive and Transmit Termination Mode 32

Receive Terminations 33

Simplified Diagram for T1 in the External Termination Mode (RXTSEL= 0 & TXTSEL= 0) 33

Simplified Diagram for E1 in External Receive Termination Mode (RXTSEL= 0) and Internal Trans-

mit Termination Mode (TXTEL= 1) 34

TRANSMITTER (Channels 0 - 7) 34

**Transmit Termination Mode 34** 

Termination Select Control 34

External Transmit Termination Mode 34

**Transmit Terminations 35** 

35

35

**REDUNDANCY APPLICATIONS 35** 

TYPICAL REDUNDANCY SCHEMES 36

Simplified Block Diagram of the Transmit Section for 1:1 & 1+1 Redundancy 37

Simplified Block Diagram - Receive Section for 1:1 and 1+1 Redundancy 37

Simplified Block Diagram - Transmit Section for N+1 Redundancy 38

Simplified Block Diagram - Receive Section for N+1 Redundancy 39

Pattern Transmit and Detect Function 40

Pattern transmission control 40

Transmit All Ones (TAOS) 40

Network Loop Code Detection and Transmission 40

Loop-Code Detection Control 40

Transmit and Detect Quasi-Random Signal Source (TDORSS) 41

Loop-Back Modes 42

Loop-back control in Hardware mode 42

Loop-back control in Host mode 42

Local Analog Loop-Back (ALOOP) 42

Local Analog Loop-back signal flow 42

Remote Loop-Back (RLOOP) 43

Remote Loop-back mode with jitter attenuator selected in receive path 43

Remote Loop-back mode with jitter attenuator selected in Transmit path 43

Digital Loop-Back (DLOOP) 44

Digital Loop-back mode with jitter attenuator selected in Transmit path 44

Dual Loop-Back 44

Signal flow in Dual loop-back mode 44

MICROPROCESSOR Parallel INTERFACE 45

Microprocessor interface signal description 45

Microprocessor Register Tables 46

Microprocessor Register Address 46

Microprocessor Register Bit Description 46

Microprocessor Register Descriptions 50

Microprocessor Register #0, Bit Description 50

Microprocessor Register #1, Bit Description 51

Microprocessor Register #2, Bit Description 53

Microprocessor Register #3, Bit Description 55

Microprocessor Register #4, Bit Description 56

Microprocessor Register #5, Bit Description 58

Microprocessor Register #6, Bit Description 60

Microprocessor Register #7, Bit Description 61

Microprocessor Register #8, Bit Description 62

Microprocessor Register #9, Bit Description 62

Microprocessor Register #10, Bit Description 63

Microprocessor Register #11, Bit Description 63

Microprocessor Register #12, Bit Description 64

Microprocessor Register #13, Bit Description 64

Microprocessor Register #14, Bit Description 65

Microprocessor Register #15, Bit Description 65

Microprocessor Register #128, Bit Description 66

clock select register 67

Register 0x81h Sub Registers 67

Microprocessor Register #129, Bit Description 67

Microprocessor Register #130, Bit Description 68

Microprocessor Register #131, Bit Description 69

Microprocessor Register #192, Bit Description 70

**ELECTRICAL CHARACTERISTICS 71** 

Absolute Maximum Ratings 71

DC Digital Input and Output Electrical Characteristics 71

XRT83VL38 Power Consumption 71

E1 Receiver Electrical Characteristics 72

T1 Receiver Electrical Characteristics 73

E1 Transmit Return Loss Requirement 73

E1 Transmitter Electrical Characteristics 74

T1 Transmitter Electrical Characteristics 74

ITU G.703 Pulse Template 75

Transmit Pulse Mask Specification 75

DSX-1 Pulse Template (normalized amplitude) 76

DSX1 Interface Isolated pulse mask and corner points 76

AC Electrical Characteristics 77

Transmit Clock and Input Data Timing 77

Receive Clock and Output Data Timing 78

Microprocessor interface 78

Serial Microprocessor Interface Block 78

Simplified Block Diagram of the Serial Microprocessor Interface 78

Serial Timing Information 78

Timing Diagram for the Serial Microprocessor Interface 79

24-Bit Serial Data Input Descritption 79

ADDR[7:0] (SCLK1 - SCLK8) 79

R/W (SCLK9) 79

## XRT83VL38



# WWW.DOCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

Dummy Bits (SCLK10 - SCLK16) 79

DATA[7:0] (SCLK17 - SCLK24) 79

8-Bit Serial Data Output Description 79

Timing Diagram for the Microprocessor Serial Interface 80

Microprocessor Serial Interface Timings ( TA = 250C,  $VDD=3.3V\pm5\%$  and load = 10pF) 80

Parallel Microprocessor Interface Block 80

Selecting the Microprocessor Interface Mode 81

Simplified Block Diagram of the Microprocessor Interface Block 81

The Microprocessor Interface Block Signals 81

XRT83VSH38 Microprocessor Interface Signals that exhibit constant roles in both Intel and Motorola

Modes 82

Intel mode: Microprocessor Interface Signals 82

Motorola Mode: Microprocessor Interface Signals 82

Intel Mode Programmed I/O Access (Asynchronous) 83

Intel µP Interface Signals During Programmed I/O Read and Write Operations 84

Intel Microprocessor Interface Timing Specifications 84

Motorola Mode Programmed I/O Access (Asynchronous) 84

Motorola 68K µP Interface Signals During Programmed I/O Read and Write Operations 85

Motorola 68K Microprocessor Interface Timing Specifications 86

Package dimensions 87

225 Ball Plastic Ball Grid Array (Bottom View) 87

(19.0 x 19.0 x 1.0mm) 87

**ORDERING INFORMATION 88** 

**REVISIONS 88** 



# PIN DESCRIPTION BY FUNCTION

# **RECEIVE SECTIONS**

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
RxON	K16	I	Receiver On - Harware Mode
			Writing a "1" to this pin in <b>Hardware</b> mode turns on the Receive Sections of all channels. Writing a "0" shuts off the Receiver Sections of all channels.
RLOS_0	C3	0	Receiver Loss of Signal for Channel_ 0:
			This output signal goes "High" for at least one RCLK_0 cycle to indicate loss of signal at the receive 0 input. RLOS will remain "High" for the entire duration of the Loss of Signal detected by the receiver logic.
			SEE"RECEIVER LOSS OF SIGNAL (RLOS)" ON PAGE 24.
RLOS_1	H4		Receiver Loss of Signal for Channel _1
RLOS_2	H15		Receiver Loss of Signal for Channel _2
RLOS_3	A16		Receiver Loss of Signal for Channel _3
RLOS_4	V3		Receiver Loss of Signal for Channel _4
RLOS_5	L2		Receiver Loss of Signal for Channel_ 5
RLOS_6	J15		Receiver Loss of Signal for Channel _6
RLOS_7	T15		Receiver Loss of Signal for Channel _7
RCLK_0	В3	0	Receiver Clock Output for Channel _0
RCLK_1	Н3		Receiver Clock Output for Channel _1
RCLK_2	H16		Receiver Clock Output for Channel _2
RCLK_3	A17		Receiver Clock Output for Channel _3
RCLK_4	U3		Receiver Clock Output for Channel _4
RCLK_5	L3		Receiver Clock Output for Channel _5
RCLK_6	M15		Receiver Clock Output for Channel _6
RCLK_7	U16		Receiver Clock Output for Channel _7
RNEG_0	A2	0	Receiver Negative Data Output for Channel_0 - Dual-Rail mode
			This signal is the receive negative-rail output data.
LCV_0	A2		Line Code Violation Output for Channel_0 - Single-Rail mode
			This signal goes "High" for one RCLK_0 cycle to indicate a code violation is detected in the received data of Channel _0. If AMI coding is selected, every bipolar violation
			received will cause this pin to go "High".
RNEG_1	H2		Receiver Negative Data Output for Channel _1
LCV_1			Line Code Violation Output for Channel _1
RNEG_2	H18		Receiver Negative Data Output for Channel _2
LCV_2			Line Code Violation Output for Channel _2
RNEG_3	B16		Receiver Negative Data Output for Channel _3
LCV_3			Line Code Violation Output for Channel _3
RNEG_4	T4		Receiver Negative Data Output for Channel _4
LCV_4			Line Code Violation Output for Channel _4
RNEG_5	M4		Receiver Negative Data Output for Channel _5
LCV_5			Line Code Violation Output for Channel _5
RNEG_6	M16		Receiver Negative Data Output for Channel _6
LCV_6	-		Line Code Violation Output for Channel _6
RNEG_7	V17		Receiver Negative Data Output for Channel _7
LCV_7			Line Code Violation Output for Channel _7





SIGNAL NAME	LEAD#	Түре	DESCRIPTION
RPOS_0	B2	0	Receiver Positive Data Output for Channel _0 - Dual-Rail mode
			This signal is the receive positive-rail output data sent to the Framer.
			Receiver NRZ Data Output for Channel _0 - Single-Rail mode
RDATA_0	B2		This signal is the receive output data.
			Receiver Positive Data Output for Channel _1
RPOS_1	G2		Receiver NRZ Data Output for Channel _1
RDATA_1			Receiver Positive Data Output for Channel _2
RPOS_2	D15		Receiver NRZ Data Output for Channel _2
RDATA_2			Receiver Positive Data Output for Channel _3
RPOS_3	B17		Receiver NRZ Data Output for Channel _3
RDATA_3			Receiver Positive Data Output for Channel _4
RPOS_4	U2		Receiver NRZ Data Output for Channel _4
RDATA_4			Receiver Positive Data Output for Channel _5
RPOS_5	М3		Receiver NRZ Data Output for Channel _5
RDATA_5			Receiver Positive Data Output for Channel _6
RPOS_6	L17		Receiver NRZ Data Output for Channel 6
RDATA_6			Receiver Positive Data Output for Channel _7
RPOS_7	T17		Receiver NRZ Data Output for Channel _7
RDATA_7			
RTIP_0	C1	_	Receiver Differential Tip Input for Channel _0
			Positive differential receive input from the line
RTIP_1	G1		Receiver Differential Tip Input for Channel _1
RTIP_2	G18		Receiver Differential Tip Input for Channel _2
RTIP_3	C18		Receiver Differential Tip Input for Channel _3
RTIP_4	U1		Receiver Differential Tip Input for Channel _4
RTIP_5	L1		Receiver Differential Tip Input for Channel _5
RTIP_6	L18		Receiver Differential Tip Input for Channel _6
RTIP_7	T18		Receiver Differential Tip Input for Channel _7
RRING_0	D1	I	Receiver Differential Ring Input for Channel _0
			Negative differential receive input from the line
RRING_1	F1		Receiver Differential Ring Input for Channel _1
RRING_2	F18		Receiver Differential Ring Input for Channel _2
RRING_3	D18		Receiver Differential Ring Input for Channel _3
RRING_4	T1		Receiver Differential Ring Input for Channel _4
RRING_5	M1		Receiver Differential Ring Input for Channel _5
RRING_6	M18		Receiver Differential Ring Input for Channel _6
RRING_7	R18		Receiver Differential Ring Input for Channel _7
RXMUTE	T12	I	Receive Data Muting
			When a LOS condition occurs, the outputs RPOS_n/RNEG_n will be muted, (forced to
			ground) to prevent data chattering.
			Tie this pin "Low" to disable the muting function.  Notes:
			1. This pin is internally pulled "High" with a $50k\Omega$ resistor.
			In <b>Hardware mode</b> , all receive channels share the same RXMUTE control
			function.



# www.DataSI**REV.1.0.0**n

# OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

SIGNAL NAME	LEAD#	Түре		DESCRIPTION					
RXRES1 RXRES0	R10 V10	ı	Receive Extern	Receive External Resistor Control Pins - Hardware mode Receive External Resistor Control Pin 1: Receive External Resistor Control Pin 0: These pins determine the value of the external Receive fixed resistor according to the billowing table:					
			ı	RXRES1	RXRES0	Required Fixed External RX Resistor			
				0	0	No External Fixed Resistor			
				0	1	240Ω			
				1	0	210Ω			
				1	1	150Ω			
			Note: These p	ins are inte	rnally pulled "L	ow" with a 50k $\Omega$ resistor.			
RCLKE	J16	I	Receive Clock	Edge - Ha	rdware mode				
				Set this pin "High" to sample RPOS_N/RNEG_n on the falling edge of RCLK_n. With this pin tied "Low", output data are updated on the rising edge of RCLK_n.					
			Microprocessor Type Select Input pin 1 - Host mode						
μPTS1	J16			his pin along with µPTS2 (pin 128) is used to select the microprocessor type.  SEE"MICROPROCESSOR TYPE SELECT INPUT PINS - HOST MODE:"  DN PAGE 12.					
			<b>Note:</b> This pin	is internall	y pulled "Low" v	vith a 50k $\Omega$ resistor.			

# TRANSMITTER SECTIONS

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
TCLKE	L15	I	Transmit Clock Edge - Hardware mode
			Set this pin "High" to sample transmit input data on the rising edge of TCLK_n. With this pin tied "Low", input data are sampled on the falling edge of TCLK_n.
			Microprocessor Type Select Input pin 2 - Host mode
μPTS2	L15		This pin along with µPTS1 (pin 133) selects the microprocessor type. SEE"MICRO-PROCESSOR TYPE SELECT INPUT PINS - HOST MODE:" ON PAGE 12.
			<b>Note:</b> This pin is internally pulled "Low" with a $50k\Omega$ resistor.
TTIP_0	E3	0	Transmitter Tip Output for Channel _0
			Positive differential transmit output to the line.
TTIP_1	G4		Transmitter Tip Output for Channel _1
TTIP_2	F17		Transmitter Tip Output for Channel _2
TTIP_3	C16		Transmitter Tip Output for Channel _3
TTIP_4	R2		Transmitter Tip Output for Channel _4
TTIP_5	N2		Transmitter Tip Output for Channel _5
TTIP_6	N16		Transmitter Tip Output for Channel _6
TTIP_7	P16		Transmitter Tip Output for Channel _7



REV. 1.0.0

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
TRING_0	E2	0	Transmitter Ring Output for Channel _0
			Negative differential transmit output to the line.
TRING_1	F3		Transmitter Ring Output for Channel _1
TRING_2	F15		Transmitter Ring Output for Channel _2
TRING_3	E16		Transmitter Ring Output for Channel _3
TRING_4	P2		Transmitter Ring Output for Channel _4
TRING_5	N4		Transmitter Ring Output for Channel _5
TRING_6	R15		Transmitter Ring Output for Channel _6
TRING_7	P17		Transmitter Ring Output for Channel _7
TPOS_0	C5	I	Transmitter Positive Data Input for Channel _0 - Dual-Rail mode
			This signal is the positive-rail input data for transmitter 0.
TDATA_0			Transmitter 0 Data Input - Single-Rail mode
			This pin is used as the NRZ input data for transmitter 0.
TPOS_1	A4		Transmitter Positive Data Input for Channel _1
TDATA_1			Transmitter 1 Data Input
TPOS_2	B14		Transmitter Positive Data Input for Channel _2
TDATA_2			Transmitter 2 Data Input
TPOS_3	D14		Transmitter Positive Data Input for Channel _3
TDATA_3			Transmitter 3 Data Input
TPOS_4	V4		Transmitter Positive Data Input for Channel _4
TDATA_4			Transmitter 4 Data Input
TPOS_5	U5		Transmitter Positive Data Input for Channel _5
TDATA_5			Transmitter 5 Data Input
TPOS_6	V15		Transmitter Positive Data Input for Channel _6
TDATA_6			Transmitter 6 Data Input
TPOS_7	T14		Transmitter Positive Data Input for Channel _7
TDATA_7			Transmitter 7 Data Input
			<b>Note:</b> Internally pulled "Low" with a $50k\Omega$ resistor for each channel.

www.DataSt**REV.1.0.0** 

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
TNEG_0	C4	I	Transmitter Negative NRZ Data Input for Channel _0
			Dual-Rail mode
			This signal is the negative-rail input data for transmitter 0.
			Single-Rail mode
			This pin can be left unconnected.
CODES_0	C4		Coding Select for Channel _0 - Hardware mode and Single-Rail mode
			Connecting this pin "Low" enables HDB3 in E1 or B8ZS in T1 encoding and decoding for Channel _0. Connecting this pin "High" selects AMI data format.
TNEG_1	B5		Transmitter Negative NRZ Data Input for Channel _1
CODES_1			Coding Select for Channel _1
TNEG_2	D13		Transmitter Negative NRZ Data Input for Channel _2
CODES_2			Coding Select for Channel _2
TNEG_3	B15		Transmitter Negative NRZ Data Input for Channel _3
CODES_3			Coding Select for Channel _3
TNEG_4	U4		Transmitter Negative NRZ Data Input for Channel _4
CODES_4			Coding Select for Channel _4
TNEG_5	V5		Transmitter Negative NRZ Data Input for Channel _5
CODES_5			Coding Select for Channel _5
TNEG_6	U14		Transmitter Negative NRZ Data Input for Channel _6
CODES_6			Coding Select for Channel _6
TNEG_7	R14		Transmitter Negative NRZ Data Input for Channel _7
CODES_7			Coding Select for Channel _7
			<b>Note:</b> Internally pulled "Low" with a $50k\Omega$ resistor for each channel.
TCLK_0	B4	I	Transmitter Clock Input for Channel _0 - Host mode and Hardware mode
			E1 rate at 2.048MHz ± 50ppm. T1 rate at 1.544MHz ± 32ppm.
			During normal operation TCLK_0 is used for sampling input data at TPOS_0/
			TDATA_0 and TNEG_0/CODES_0 while MCLK is used as the timing reference for the
			transmit pulse shaping circuit.
			Transmitter Clock Input for Channel _1
TCLK_1	A3		Transmitter Clock Input for Channel _2
TCLK_2	A15		Transmitter Clock Input for Channel _3
TCLK_3	C14		Transmitter Clock Input for Channel _4
TCLK_4	T3		Transmitter Clock Input for Channel _5
TCLK_5	T5		Transmitter Clock Input for Channel _6 Transmitter Clock Input for Channel _7
TCLK_6	V16		-
TCLK_7	U15		<b>Note:</b> Internally pulled "Low" with a $50k\Omega$ resistor for all channels.

REV. 1.0.0

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
TAOS_0	D6	I	Transmit All Ones for Channel _0 - Hardware mode
			Setting this pin "High" enables the transmission of an "All Ones" Pattern from Channel _0. A "Low" level stops the transmission of the "All Ones" Pattern.
			Transmit All Ones for Channel 1
TAOS_1	B6		Transmit All Ones for Channel 2
TAOS_1	A5		Transmit All Ones for Channel _3
TAOS_3	C6		Transmit All Ones for Channel _4
TAOS 4	T6		Transmit All Ones for Channel _5
TAOS_5	U6		Transmit All Ones for Channel _6
TAOS_6	V6		Transmit All Ones for Channel _7
TAOS_7	R6		<b>Note:</b> Internally pulled "Low" with a $50k\Omega$ resistor for all channels.
TXON_0	A13	I	Transmitter Turn On for Channel _0
			Hardware mode
			Setting this pin "High" turns on the Transmit and Receive Sections of Channel _0. When TXON_0 = "0" then TTIP_0 and TRING_0 driver outputs will be tri-stated.
			In Host mode
			The TXON_n bits in the channel control registers turn each channel Transmit and Receive section ON or OFF. However, control of the on/off function can be transferred to the <b>Hardware</b> pins by setting the TXONCNTL bit (bit 7) to "1" in the register at address hex 0x82.
			Transmitter Turn On for Channel _1
			Transmitter Turn On for Channel _2
			Transmitter Turn On for Channel _3
			Transmitter Turn On for Channel _4
	D.10		Transmitter Turn On for Channel _5
TXON_1	D12		Transmitter Turn On for Channel _6
TXON_2	C12 B12		Transmitter Turn On for Channel _7
TXON_3 TXON_4	V13		<b>Note:</b> Internally pulled "Low" with a $50k\Omega$ resistor for all channels.
TXON_4 TXON_5	U13		
TXON_5	R12		
TXON_7	R13		



# www.DataSi**REV.11.0.0**n

# **MICROPROCESSOR INTERFACE**

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
HW_HOST	T10	I	Mode Control Input This pin selects Hardware or Host mode. Leave this pin unconnected or tie "High" to select Hardware mode. For Host mode, this pin must be tied "Low".  Note: Internally pulled "High" with a 50kΩ resistor.
WR_R/W	D7	ı	Write Input (Read/Write) - Host mode: Intel bus timing: A "Low" pulse on WR selects a write operation when CS pin is "Low".  Motorola bus timing: A "High" pulse on R/W selects a read operation and a "Low" pulse on R/W selects a write operation when CS is "Low".
EQC0	D7		Equalizer Control Input pin 0 - Hardware mode  Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and  Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND  TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30.  Note: Internally pulled "Low" with a 50kΩ resistor.
RD_DS	C7	I	Read Input (Data Strobe) - Host mode Intel bus timing: A "Low" pulse on RD selects a read operation when the CS pin is "Low".  Motorola bus timing: A "Low" pulse on DS indicates a read or write operation when the CS pin is "Low".
EQC1	C7		Equalizer Control Input pin 1 - Hardware mode  Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and  Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND  TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30.  Note: Internally pulled "Low" with a 50kΩ resistor.
ALE_AS	A7	I	Address Latch Input (Address Strobe) - Host mode Intel bus timing: The address inputs are latched into the internal register on the falling edge of ALE.  Motorola bus timing: The address inputs are latched into the internal register on the falling edge of AS.
EQC2	A7		Equalizer Control Input pin 2 - Hardware mode Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30.  Note: Internally pulled "Low" with a 50kΩ resistor.
CS EQC3	B7 B7	I	Chip Select Input - Host mode: This signal must be "Low" in order to access the parallel port.  Equalizer Control Input pin 3 - Hardware mode: Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30.
			<b>NOTE:</b> Internally pulled "Low" with a $50k\Omega$ resistor.

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR



SIGNAL NAME	LEAD#	Түре			DESCRIPTION		
RDY_DTACK	A6 A6	I	Ready Output (Data Transfer Acknowledge Output) - Host mode Intel bus timing: RDY is asserted "High" to indicate the device has completed a read or write operation.  Motorola bus timing: DTACK is asserted "Low" to indicate the device has completed a read or write cycle.  Equalizer Control Input pin 4 - Hardware mode  Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30.  Note: Internally pulled "Low" with a 50kΩ resistor.				
μPTS1 μPTS2	J16 L15	I	Microprocesso Microprocesso	r Type Select r Type Select	Input Bit 2		
			μPTS2	μPTS1	μP Type		
			0	0	Intel 8051 Asynchronous		
			0	1	Motorola Asynchronous		
			1	0	Power PC Synchronous		
			1	1	MPC8xx Motorola Synchronous		
RCLKE TCLKE	J16 L15		Transmit Clock SEE"TRANSM	E CLOCK E Edge - Hard	DGE - HARDWARE MODE" ON PAGE 7.		
D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0]/SDO	T7 U7 V8 V9 U8 U9 R7	I/O	Data Bus[7] Data Bus[6] Data Bus[5] Data Bus[4] Data Bus[3] Data Bus[2] Data Bus[1] Data Bus[0] if Sor Serial Data I  Loop-back Cor	SER_PAR = 0 nput if SER_F ntrol Pins, Bit 173-180 contr	Data Bus Pins - Host mode  PAR = 1  s [1:0] Channel_[7:4] - Hardware Mode ol which Loop-Back mode is selected per channel. ROL PINS, BITS [1:0] CHANNEL_[7:0]" ON		
LOOP0_4 LOOP1_5 LOOP1_6 LOOP0_6 LOOP1_7 LOOP0_7	V7 V8 V9 U8 U9 R7		PAGE 17.		with a 50k $\Omega$ resistor for all channels.		

www.DataSt**REV**.1.0.0

# OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
			Microprocessor Interface Address Bus Pins - Host mode:
A[7]	A12	ı	Microprocessor Interface Address Bus[7]
A[6]	B11		Microprocessor Interface Address Bus[6]
A[5]	C11		Microprocessor Interface Address Bus[5]
A[4]	D11		Microprocessor Interface Address Bus[4]
A[3]	A11		Microprocessor Interface Address Bus[3]
A[2]	B10		Microprocessor Interface Address Bus[2]
A[1]	A10		Microprocessor Interface Address Bus[1]
A[0]/SDI	C10		Microprocessor Interface Address Bus[0] if $SER\_\overline{PAR} = 0$
			or Serial Data Input if SER_PAR = 1
			Loop-back Control Pins, Bits [1:0] Channel_[3:0]
LOOP1_3	A12		In <b>Hardware mode</b> , pins 67-74 and 173-180 control which Loop-Back mode is
LOOP0_3	B11		selected per channel. SEE"LOOP-BACK CONTROL PINS, BITS [1:0]
LOOP1_2	C11		CHANNEL_[7:0]" ON PAGE 17.
LOOP0_2	D11		<b>Note:</b> These pins are internally pulled "Low" with a $50k\Omega$ resistor.
LOOP1_1	A11		
LOOP0_1	B10		
LOOP1_0	A10		
LOOP0_0	C10		
μPCLK/SCLK	T13	ı	Microprocessor Clock Input - Host Mode:
			$μ$ PCLK - Input clock for synchronous parrallel microprocessor operation. Maximum clock rate is 54 MHz, SER $_{ m PAR} = 0$
			SCLK - Input serial clock for SPI interface, SER_PAR = 1
			<b>NOTE:</b> This pin is internally pulled "Low" with a 50kΩ resistor for asynchronous microprocessor interface when no clock is present.
ATAOS	T13		Automatic Transmit "All Ones" - Hardware mode
			This pin functions as an Automatic Transmit "All Ones". SEE"AUTOMATIC TRANSMIT "ALL ONES" PATTERN - HARDWARE MODE" ON PAGE 16.
INT	L16	0	Interrupt Output - Host mode
TRATIO	L16	ı	This pin goes "Low" to indicate an alarm condition has occurred within the device. Interrupt generation can be globally disabled by setting the GIE bit to a "0" in the command control register.  Transmitter Transformer Ratio Select - Hardware mode
INAIIO	LIU	'	TRATIO is Not Supported in the 83VL38. This pin is for INT only.  Note: This pin is an open drain output and requires an external 10kΩ pull-up resistor.



# JITTER ATTENUATOR

Signal Name	LEAD#	Түре		DESCRIPTION						
JASEL0 JASEL1	A14 B13	ı	Jitte Jitte	Jitter Attenuator Select Pins Hardware Mode  Jitter Attenuator select Bit 0  Jitter Attenuator select Bit 1  JASEL[1:0] pins are used to place the jitter attenuator in the transmit path, the receive path or to disable it.						
				JASEL1	JASEL0	JA Path	JA B	W Hz	FIFO Size	
				JAGLET	JASELU	JA Fatti	T1	E1	111 0 3126	
				0	0	Disabled				
				0	1	Transmit	3	10	32/32	
				1	0	Receive	3	10	32/32	
				1 1 Receive 3 1.5 64/64						
			Not	E: These բ	oins are inte	rnally pulled "	Low" with	n 50kΩ re	esistors.	

# **CLOCK SYNTHESIZER**

Signal Name	LEAD#	Түре	DESCRIPTION
MCLKOUT	H1	0	Synthesized Master Clock Output
			This signal is the output of the Master Clock Synthesizer PLL which is at T1 or E1 rate based upon the mode of operation.
MCLKT1	K1	I	T1 Master Clock Input
			This signal is an independent 1.544MHz clock for T1 systems with accuracy better than ±50ppm and duty cycle within 40% to 60%. MCLKT1 is used in the T1 mode.
			Notes:
			1. All channels of the XRT83VL38 must be operated at the same clock rate, either T1, E1 or J1.
			2. See pin 26 description for further explanation for the usage of this pin.
			3. Internally pulled "Low" with a 50k $\Omega$ resistor.
MCLKE1	J1	ı	E1 Master Clock Input
			A 2.048MHz clock for with an accuracy of better than ±50ppm and a duty cycle of 40% to 60% can be provided at this pin.
			In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation.
			Notes:
			1. All channels of the XRT83VL38 must be operated at the same clock rate, either T1, E1 or J1.
			2. Internally pulled "Low" with a 50k $\Omega$ resistor.





Signal Name	LEAD#	Түре		DESCRIPTION						
CLKSEL0	A8	I	Clock Select	inputs for Ma	ster Clock Syn	thesizer -	Hardware	mode		
CLKSEL1	B8		CLKSEL[2:0] a	are input signa	als to a program	mable freq	uency syn	thesizer that car	ı be	
CLKSEL2	C8			used to generate a master clock from an external accurate clock source according to he table below.						
			In <b>Hardware</b> n EQC[4:0] input	In <b>Hardware mode</b> , the MCLKRATE control signal is generated from the state of EQC[4:0] inputs						
			In <b>Host mode</b> , the state of these pins are ignored and the master frequency PLL is controlled by the corresponding interface bits. See <b>Table 34</b> register address 10000001							
			JA BW Hz							
			JASEL1	JASEL0	JA Path	T1	E1	FIFO Size		
			0	0	Disabled					
			0 1 Transmit 3 10 32/32							
			1 0 Receive 3 10 32/32							
			1	1 1 Receive 3 1.5 64/64						
			Note: These	pins are inter	nally pulled "Low	v" with a 50	)kΩ resisto	or.		



# ALARM FUNCTIONS/REDUNDANCY SUPPORT

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
GAUGE	J18	I	Twisted Pair Cable Wire Gauge Select - Hardware Mode
			Connect this pin "High" to select 26 Gauge wire. Connect this pin "Low" to select 22
			and 24 gauge wire for all channels.
			<b>NOTE:</b> Internally pulled "Low" with a $50k\Omega$ resistor.
DMO_0	D5	0	Driver Failure Monitor Channel _0:
			This pin transitions "High" if a short circuit condition is detected in the transmit driver of
			Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycles.  Driver Failure Monitor Channel 1
DMO 1	D4		Driver Failure Monitor Channel 2
DMO_1 DMO_2	C15		Driver Failure Monitor Channel _3
DMO_2 DMO_3	C13		Driver Failure Monitor Channel _4
DMO_3 DMO_4	R5		Driver Failure Monitor Channel _5
DMO_5	P4		Driver Failure Monitor Channel _6
DMO_6	U17		Driver Failure Monitor Channel _7
DMO_7	V14		
ATAOS	T13	ı	Automatic Transmit "All Ones" Pattern - Hardware Mode
			A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pat-
			tern from the transmitter of any channel that the receiver of that channel has detected
			an LOS condition. A "Low" level on this pin disables this function.  Note: All channels share the same ATAOS control function.
			Microprocessor Clock Input - Host mode
DOL 14/001 14	T40		SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 13.
μPCLK/SCLK	T13		Note: This pin is internally pulled "Low" for asynchronous microprocessor interface
			when no clock is present.
TRATIO	L16	I	Transmitter Transformer Ratio Select - Hardware mode
			TRATIO is Not Supported in the 83VL38. This pin is for INT only
			Interrupt Output - Host mode
			This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT-
			PUT - HOST MODE" ON PAGE 13.
INT	L16	0	<b>Note:</b> This pin is an open drain output and requires an external 10kΩ pull-up resistor.
	LIO	0	
RESET	Т8	I	Hardware Reset (Active "Low"):
			When this pin is tied "Low" for more than 10µs, the device is put in the reset state.
			Exar recommends initiating a Harware reset upon power up.
			<b>NOTE:</b> This pin is internally pulled "High" with a $50k\Omega$ resistor.
SR/DR	K4	I	Single-Rail/Dual-Rail Data Format:
			Connect this pin "Low" to select transmit and receive data format in <b>Dual-Rail mode</b> .
			In this mode, HDB3 or B8ZS encoder and decoder are not available.
			Connect this pin "High" to select <b>single-rail data format</b> .
			<b>Note:</b> Internally pulled "Low" with a $50k\Omega$ resistor.



SIGNAL NAME	LEAD#	Түре			DESCRIPTION
LOOP1_0 LOOP0_0 LOOP0_1 LOOP0_1 LOOP0_2 LOOP0_2 LOOP0_3 LOOP0_3 LOOP1_4 LOOP0_4 LOOP0_5 LOOP0_5 LOOP1_6 LOOP1_6 LOOP1_7 LOOP0_7	A10 C10 A11 B10 C11 D11 A12 B11 T7 U7 V7 V8 V9 U8 U9 R7	I	Loop-back Control Pins, Bits [1:0] Channel_[7:0]  Loop-back Control bit 1, Channel _0  Loop-back Control bit 0, Channel _0  Loop-back Control bit 1, Channel _1  Loop-back Control bit 0, Channel _1  Loop-back Control bit 1, Channel _2  Loop-back Control bit 0, Channel _2  Loop-back Control bit 1, Channel _3  Loop-back Control bit 0, Channel _3  Loop-back Control bit 1, Channel _4  Loop-back Control bit 0, Channel _4  Loop-back Control bit 1, Channel _5  Loop-back Control bit 0, Channel _5  Loop-back Control bit 1, Channel _6  Loop-back Control bit 1, Channel _6  Loop-back Control bit 1, Channel _7  In Hardware mode, these pins control the Loop-Back mode for each channel_n per the following table.		
			LOOP1_n	0 1 0	MODE  Normal Mode No Loop-Back Channel_n  Local Loop-Back Channel_n  Remote Loop-Back Channel_n  Digital Loop-Back Channel_n
A[1] A[0]/SDI A[3] A[2] A[5] A[4] A[7] A[6] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0]/SDO	A10 C10 A11 B10 C11 D11 A12 B11 T7 U7 V7 V8 V9 U8 U9 R7		These pins are microp SOR INTERFACE A see "Microprocess page 12.	orocessor add ADDRESS E Sor Read/W	and Data Bus Pins D[7:0] - Host mode dress and data bus pins. SEE"MICROPROCESBUS PINS - HOST MODE:" ON PAGE 13. and rite Data Bus Pins - Host mode" on alled "Low" with a 50kΩ resistor.



SIGNAL NAME	LEAD#	Түре		D	ESCRIPTION	
EQC4  EQC3 EQC2 EQC1 EQC0  RDY_DTACK CS_ ALE_AS RD_DS WR_R/W	A6 B7 A7 C7 D7 A6 B7 A7 C7		controls function	s EQC[3:0] is SO) and receives/modes. SI BUILD-OU ntrol bits.  1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	used to control the trave monitoring while ope EE"RECEIVE EQUA T SETTINGS" ON P	the same pulse setting e same clock rate, either
RXTSEL	U11	I	Receiver Termination S In Hardware mode, whe only by an external resist internal resistor or the corare described in the table NOTE: In Hardware mode.  In Host mode, the RXTS receiver termination is extransferred to the Hardware didress hex 0x82.  Note: This pin is internal	n this pin is "L or. When "Hig mbination of in below. de all channel  RXTSEL  0  1  EEL_n bits in t ternal or inter are pin by sett	sh", the receive terminal and external resolves share the same RXT  RX Termination  External  Internal  he channel control regional. However, the functing the TERCNTL bit (little)	ation is realized by the sistors. These conditions is SEL control function.  SEL control function.  Sisters determine if the tion of RXTSEL can be bit 6) to "1" in the register
TXTSEL	V11	-	2. This pin is interr	e transmit line e transmit tern  TXTSEL  0  1  not support ex nally pulled "L	termination is determi	y by the internal resistor.  I operation.  or.

www.DataStREV11.0.0

# OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

SIGNAL NAME	LEAD#	Түре	DESCRIPTION				
TERSEL1 TERSEL0	T11 R11	ı	Termination Impedance Select bit 1: Termination Impedance Select bit 0: In the Hardware mode and in the internal termination mode (TXTSEL="1" and RXT-SEL="1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table.				
			TERSEL1 TERSEL0 Termination				
			0 0 100Ω				
			0 1 110Ω				
			1 0 75Ω				
			1 1 120Ω				
TEST	1142		In the <b>internal termination mode</b> the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor (see description of RXRES[1:0] pins).  In the <b>internal termination mode</b> the transformer ratio of 1:2 and 1:1 is required for transmitter and receiver respectively with the transmitter output AC coupled to the transformer. <b>Notes:</b> 1. This pin is internally pulled "Low" with a 50kΩ resistor.  2. In <b>Hardware mode</b> , all channels share the same TERSEL control function.  3. In the external termination mode a 1:2 transformer ratio must be used for the transmitter.				
TEST	U12	ı	Manufacturing Test:  Note: For normal operation this pin must be tied to ground.				
іст	V12	I	In-Circuit Testing (Active "Low"):  When this pin is tied "Low", all output pins are forced to a high impedance state for incircuit testing.  Pulling RESET and ICT pins "Low" simultaneously will put the chip in factory test mode. This condition should not be permitted during normal operation.  Note: This pin is internally pulled "High" with a 50kΩ resistor.				

# POWER AND GROUND

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
TGND_0	D3	****	Transmitter Analog Ground for Channel _0
TGND_1	F2		It is recomended that all ground pins form this device be tied together.
TGND_2	E15		
TGND_3	C17		
TGND_4	R3		
TGND_5	P3		
TGND_6	T16		
TGND_7	R16		

REV. 1.0.0

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
TVDD_0	E4	****	Transmitter Analog Power Supply (3.3V ± 5%)
TVDD_1	F4		TVDD can be shared with DVDD. However, it is recommended that TVDD be iso-
TVDD_2	F16		lated from the analog supply RVDD. For best results use an internal power plane
TVDD_3	E17		for isolation. If an internal power plane is not available, a ferite bead can be used.
TVDD_4	R4		Each power supply pin should be bypassed to ground with an external 0.1uf capci-
TVDD_5	P1		tor.
TVDD_6	N15		
TVDD_7	P15		
RVDD_0	C2	****	Receiver Analog Positive Supply (3.3V± 5%)
RVDD_1	E5		RVDD should not be shared with any other supply. It is recommended that RVDD
RVDD_2	G16		be isolated from the digital supply DVDD and the analog power supply TVDD. For
RVDD_3	D16		best results use an internal power plane for isolation. If an internal power plane is
RVDD_4	V2		not available, a ferite bead can be used. Each power supply pin should be bypassed to ground with an external 0.1uf capcitor.
RVDD_5	N3		bypassed to ground with an external or ful capcitor.
RVDD_6	N17		
RVDD_7	U18		
RGND_0	D2	****	Receiver Analog Ground for Channel_0
RGND_1	G3		It is recomended that all ground pins form this device be tied together.
RGND_2	G17		
RGND_3	D17		
RGND_4	T2		
RGND_5	M2		
RGND_6	M17		
RGND_7	R17		
AVDD	K17	****	Analog Positive Supply (1.8V± 5%)
	J3		AVDD should be isolated from other supplies. For best results use an internal
	J2		power plane for isolation. If an internal power plane is not available, a ferite bead can be used. Each power supply pin should be bypassed to ground with at least one 0.1uf capcitor
AGND	J17	****	Analog Ground
	K3		It is recomended that all ground pins form this device be tied together.
	L4		
DVDD1v8	U10		Digital Positive Supply (1.8V± 5%)
	K18		DVDD1v8 should be isolated from other analog supplies. For best results use an
	D10		internal power plane for isolation. If an internal power plane is not available, a fer-
	A9		ite bead can be used. Every two DVDD1v8 power supply pins should be
	V1		bypassed to ground with at least one 0.1uf capcitor
DVDD3v3	R9	****	Digital Positive Supply (3.3V± 5%)
	K15		DVDD3v3 should be isolated from other analog supplies. For best results use an
	J4		internal power plane for isolation. If an internal power plane is not available, a fer-
	D9		ite bead can be used. Every two DVDD3v3 power supply pins should be
	A18		bypassed to ground with at least one 0.1uf capcitor





SIGNAL NAME	LEAD#	Түре	DESCRIPTION
DGND	R8	****	Digital Ground
	T9		It is recomended that all ground pins form this device be tied together.
	H17		
	B9		
	D8		
	C9		
	G15		
	K2		
NC11	E18		No Connect Pin
NC12	B18		

REV. 1.0.0

### **FUNCTIONAL DESCRIPTION**

The XRT83VL38 is a fully integrated long-haul and short-haul transceiver intended for T1, J1 or E1 systems. Simplified block diagrams of the chip are shown in Figure 1, Host mode and Figure 2, Hardware mode. The XRT83VL38 can receive signals that have been attenuated from 0 to 36dB at 772kHz (0 to 6000 feet cable loss) for T1 and from 0 to 43dB at 1024kHz for E1 systems.

In T1 applications, the XRT83VL38 can generate five transmit pulse shapes to meet the short-haul Digital Cross-connect (DSX-1) template requirement as well as four CSU Line Build-Out (LBO) filters of 0dB, -7.5dB, -15dB and -22.5dB as required by FCC rules. It also provides programmable transmit output pulse generators for each channel that can be used for output pulse shaping allowing performance improvement over a wide variety of conditions (The arbitrary pulse generators are available in both T1 and E1). The operation and configuration of the XRT83VL38 can be controlled through a parallel microprocessor **Host** interface or **Hardware** control.

#### MASTER CLOCK GENERATOR

Using a variety of external clock sources, the on-chip frequency synthesizer generates the T1 (1.544MHz) or E1 (2.048MHz) master clocks necessary for the transmit pulse shaping and receive clock recovery circuit.

There are two master clock inputs MCLKE1 and MCLKT1. In systems where both T1 and E1 master clocks are available these clocks can be connected to the respective pins. All channels of a given XRT83VL38 must be operated at the same clock rate, either T1, E1 or J1 modes.

In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. T1 or E1 master clocks can be generated from a single 1.544MHz or 2.048MHz external clock under the control of CLKSEL[2:0] inputs according to Table 1.

**Note:** EQC[4:0] determine the T1/E1 operating mode. See Table 5 for details.

FIGURE 4. TWO INPUT CLOCK SOURCE





FIGURE 5. ONE INPUT CLOCK SOURCE



#### TABLE 1: MASTER CLOCK GENERATOR

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

MCLKE1 ĸHz	MCLKT1 кНz	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	MASTER CLOCK KHZ
2048	2048	0	0	0	0	2048
2048	2048	0	0	0	1	1544
2048	1544	0	0	0	0	2048
1544	1544	0	0	1	1	1544
1544	1544	0	0	1	0	2048
2048	1544	0	0	1	1	1544

In Host mode the programming is achieved through the corresponding interface control bits, the state of the CLKSEL[2:0] control bits and the state of the MCLKRATE interface control bit.

#### RECEIVER

#### RECEIVER INPUT

At the receiver input, a cable attenuated AMI signal can be coupled to the receiver through a capacitor or a 1:1 transformer. The input signal is first applied to a selective equalizer for signal conditioning. The maximum equalizer gain is up to 36dB for T1 and 43dB for E1 modes. The equalized signal is subsequently applied to a peak detector which in turn controls the equalizer settings and the data slicer. The slicer threshold for both E1 and T1 is typically set at 50% of the peak amplitude at the equalizer output. After the slicers, the digital representation of the AMI signals are applied to the clock and data recovery circuit. The recovered data subsequently goes through the jitter attenuator and decoder (if selected) for HDB3 or B8ZS decoding before being applied to the RPOS\_n/RDATA\_n and RNEG\_n/LCV\_n pins. Clock recovery is accomplished by a digital phase-locked loop (DPLL) which does not require any external components and can tolerate high levels of input jitter that meets or exceeds the ITU-G.823 and TR-TSY000499 standards.





#### RECEIVE MONITOR MODE

In applications where Monitor mode is desired, the equalizer can be configured in a gain mode which handles input signals attenuated resistively up to 29dB, along with 0 to 6dB cable attenuation for both T1 and E1 applications, refer to Table 5 for details. This feature is available in both **Hardware** and **Host** modes.

## RECEIVER LOSS OF SIGNAL (RLOS)

For compatibility with ITU G.775 requirements, the RLOS monitoring function is implemented using both analog and digital detection schemes. If the analog RLOS condition occurs, a digital detector is activated to count for 32 consecutive zeros in E1 (4096 bits in Extended Los mode, EXLOS = "1") or 175 consecutive zeros in T1 before RLOS is asserted. RLOS is cleared when the input signal rises +3dB (built in hysteresis) above the point at which it was declared and meets 12.5% ones density of 4 ones in a 32 bit window, with no more than 16 consecutive zeros for E1. In T1 mode, RLOS is cleared when the input signal rises +3dB (built in hysteresis) above the point at which it was declared and contains 16 ones in a 128 bit window with no more than 100 consecutive zeros in the data stream. When loss of signal occurs, RLOS register indication and register status will change. If the RLOS register enable is set high (enabled), the alarm will trigger an interrupt causing the interrupt pin (INT) to go low. Once the alarm status register has been read, it will automatically reset upon read (RUR), and the INT pin will return high.

## **Analog RLOS**


## Setting the Receiver Inputs to -15dB T1/E1 Short Haul Mode

By setting the receiver inputs to -15dB T1/E1 short haul mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +15dB normalizing the T1/E1 input signal.

**Note:** This is the only setting that refers to cable loss (frequency), not flat loss (resistive).

Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+15dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -24dB (-15dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total cable attenuation of -21dB. See Figure 6 for a simplified diagram.

FIGURE 6. SIMPLIFIED DIAGRAM OF -15dB T1/E1 SHORT HAUL MODE AND RLOS CONDITION




### Setting the Receiver Inputs to -29dB T1/E1 Gain Mode

By setting the receiver inputs to -29dB T1/E1 gain mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +29dB normalizing the T1/E1 input signal.

Note: This is the only setting that refers to flat loss (resistive). All other modes refer to cable loss (frequency).

Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+29dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -38dB (-29dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total flat loss of -35dB. See Figure 7 for a simplified diagram.


FIGURE 7. SIMPLIFIED DIAGRAM OF -29dB T1/E1 GAIN MODE AND RLOS CONDITION



### Setting the Receiver Inputs to -36dB T1/E1 Long Haul Mode

By setting the receiver inputs to -36dB T1/E1 long haul mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +36dB normalizing the T1 input signal. This setting refers to cable loss (frequency), not flat loss (resistive). Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+36dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -45dB (-36dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total cable attenuation of -42dB. See Figure 8 for a simplified diagram.

FIGURE 8. SIMPLIFIED DIAGRAM OF -36dB T1/E1 LONG HAUL MODE AND RLOS CONDITION



## E1 Extended RLOS


## E1: Setting the Receiver Inputs to Extended RLOS

By setting the receiver inputs to extended RLOS, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +43dB normalizing the E1 input signal. This setting refers to

REV. 1.0.0

cable loss (frequency), not flat loss (resistive). Once the E1 input signal has been normalized to 0dB by adding the maximum gain (+43dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -52dB (-43dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total cable attenuation of -49dB. See Figure 9 for a simplified diagram.

FIGURE 9. SIMPLIFIED DIAGRAM OF EXTENDED RLOS MODE (E1 ONLY)



#### RECEIVE HDB3/B8ZS DECODER


The Decoder function is available in both **Hardware** and **Host** modes on a per channel basis by controlling the TNEG\_n/CODES\_n pin or the CODES\_n interface bit. The decoder function is only active in single-rail Mode. When selected, receive data in this mode will be decoded according to HDB3 rules for E1 and B8ZS for T1 systems. Bipolar violations that do not conform to the coding scheme will be reported as Line Code Violation at the RNEG\_n/LCV\_n pin of each channel. The length of the LCV pulse is one RCLK cycle for each code violation. In E1mode only, an excessive number of zeros in the receive data stream is also reported as an error at the same output pin. If AMI decoding is selected in single rail mode, every bipolar violation in the receive data stream will be reported as an error at the RNEG n/LCV n pin.

### RECOVERED CLOCK (RCLK) SAMPLING EDGE

This feature is available in both **Hardware** and **Host** modes on a global basis. In **Host** mode, the sampling edge of RCLK output can be changed through the interface control bit RCLKE. If a "1" is written in the RCLKE interface bit, receive data output at RPOS\_n/RDATA\_n and RNEG\_n/LCV\_n are updated on the falling edge of

RCLK for all eight channels. Writing a "0" to the RCLKE register, updates the receive data on the rising edge of RCLK. In **Hardware** mode the same feature is available under the control of the RCLKE pin.

FIGURE 10. RECEIVE CLOCK AND OUTPUT DATA TIMING



#### JITTER ATTENUATOR

To reduce phase and frequency jitter in the recovered clock, the jitter attenuator can be placed in the receive signal path. The jitter attenuator uses a data FIFO (First In First Out) with a programmable depth that can vary between 2x32 and 2x64. The jitter attenuator can also be placed in the transmit signal path or disabled altogether depending upon system requirements. The jitter attenuator, other than using the master clock as reference, requires no external components. With the jitter attenuator selected, the typical throughput delay from input to output is 16 bits for 32 bit FIFO size or 32 bits for 64 bit FIFO size. When the read and write pointers of the FIFO in the jitter attenuator are within two bits of over-flowing or under-flowing, the bandwidth of the jitter attenuator is widened to track the short term input jitter, thereby avoiding data corruption. When this situation occurs, the jitter attenuator will not attenuate input jitter until the read/write pointer's position is outside the two bits window. Under normal condition, the jitter transfer characteristic meets the narrow bandwidth requirement as specified in ITU- G.736, ITU- I.431 and AT&T Pub 62411 standards.

In T1 mode the Jitter Attenuator Bandwidth is always set to 3Hz. In E1 mode, the bandwidth can be reduced through the JABW control signal. When JABW is set "High" the bandwidth of the jitter attenuator is reduced from 10Hz to 1.5Hz. Under this condition the FIFO length is automatically set to 64 bits and the 32 bits FIFO length will not be available in this mode. Jitter attenuator controls are available on a per channel basis in the **Host** mode and on a global basis in the **Hardware** mode.

## GAPPED CLOCK (JA MUST BE ENABLED IN THE TRANSMIT PATH)

The XRT83VL38 LIU is ideal for multiplexer or mapper applications where the network data crosses multiple timing domains. As the higher data rates are de-multiplexed down to T1 or E1 data, stuffing bits are removed which can leave gaps in the incoming data stream. If the jitter attenuator is enabled in the transmit path, the 32-Bit or 64-Bit FIFO is used to smooth the gapped clock into a steady T1 or E1 output. The maximum gap width of the 8-Channel LIU is shown in Table 2.

TABLE 2: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS

FIFO DEPTH	MAXIMUM GAP WIDTH		
32-Bit	20 UI		
64-Bit	50 UI		


Note: If the LIU is used in a loop timing system, the jitter attenuator should be enabled in the receive path.

REV. 1.0.0

### ARBITRARY PULSE GENERATOR FOR T1 AND E1

The arbitrary pulse generator divides the pulse into eight individual segments. Each segment is set by a 7-Bit binary word by programming the appropriate channel register. This allows the system designer to set the overshoot, amplitude, and undershoot for a unique line build out. The MSB (bit 7) is a sign-bit. If the sign-bit is set to "1", the segment will move in a positive direction relative to a flat line (zero) condition. If this sign-bit is set to "0", the segment will move in a negative direction relative to a flat line condition. A pulse with numbered segments is shown in Figure 11.

FIGURE 11. ARBITRARY PULSE SEGMENT ASSIGNMENT



**Note:** By default, the arbitrary segments are programmed to 0x00h. The transmitter outputs will result in an all zero pattern to the line. For E1 arbitrary mode, see global register 0xC0h.

### **TRANSMITTER**

#### DIGITAL DATA FORMAT


Both the transmitter and receiver can be configured to operate in dual or single-rail data formats. This feature is available under both **Hardware** and **Host** control modes, on a global basis. The dual or single-rail data format is determined by the state of the SR/DR pin in **Hardware** mode or SR/DR interface bit in the **Host** mode. In single-rail mode, transmit clock and NRZ data are applied to TCLK\_n and TPOS\_n/TDATA\_n pins respectively. In single-rail and **Hardware** mode the TNEG\_n/CODES\_n input can be used as the CODES function. With TNEG\_n/CODES\_n tied "Low", HDB3 or B8ZS encoding and decoding are enabled for E1 and T1 modes respectively. With TNEG\_n/CODES\_n tied "High", the AMI coding scheme is selected. In both dual or single-rail modes of operations, the transmitter converts digital input data to a bipolar format before being transmitted to the line.

### TRANSMIT CLOCK (TCLK) SAMPLING EDGE

Serial transmit data at TPOS\_n/TDATA\_n and TNEG\_n/CODES\_n are clocked into the XRT83VL38 under the synchronization of TCLK\_n. With a "0" written to the TCLKE interface bit, or by pulling the TCLKE pin "Low", input data is sampled on the falling edge of TCLK\_n. The sampling edge is inverted with a "1" written to TCLKE interface bit, or by connecting the TCLKE pin "High".

www.DataSI**REV.11.0.0**n

FIGURE 12. TRANSMIT CLOCK AND INPUT DATA TIMING



### TRANSMIT HDB3/B8ZS ENCODER

The Encoder function is available in both **Hardware** and **Host** modes on a per channel basis by controlling the TNEG\_n/CODES\_n pin or CODES interface bit. The encoder is only available in single-rail mode. In E1 mode and with HDB3 encoding selected, any sequence with four or more consecutive zeros in the input serial data from TPOS\_n/TDATA\_n, will be removed and replaced with 000V or B00V, where "B" indicates a pulse conforming with the bipolar rule and "V" representing a pulse violating the rule. An example of HDB3 Encoding is shown in **Table 3**. In a T1 system, an input data sequence with eight or more consecutive zeros will be removed and replaced using the B8ZS encoding rule. An example of Bipolar with 8 Zero Substitution (B8ZS) encoding scheme is shown in **Table 4**. Writing a "1" into the CODES\_n interface bit or connecting the TNEG\_n/CODES\_n pin to a "High" level selects the AMI coding for both E1 or T1 systems.

TABLE 3: EXAMPLES OF HDB3 ENCODING

	Number of pulse before next 4 zeros	NEXT 4 BITS		
Input		0000		
HDB3 (case1)	odd	V000		
HDB3 (case2)	even	B00V		

TABLE 4: EXAMPLES OF B8ZS ENCODING

Case 1	PRECEDING PULSE	NEXT 8 BITS		
Input	+	00000000		
B8ZS		000VB0VB		
AMI Output	+ 000+-0			
Case 2				
Input	-	00000000		
B8ZS		000VB0VB		
AMI Output	-	000- +0+ -		

REV. 1.0.0

### **DRIVER FAILURE MONITOR (DMO)**

The driver monitor circuit is used to detect transmit driver failure by monitoring the activities at TTIP and TRING outputs. Driver failure may be caused by a short circuit in the primary transformer or system problems at the transmit input. If the transmitter of a channel has no output for more than 128 clock cycles, the corresponding DMO pin goes "High" and remains "High" until a valid transmit pulse is detected. In **Host** mode, the failure of the transmit channel is reported in the corresponding interface bit. If the DMOIE bit is also enabled, any transition on the DMO interface bit will generate an interrupt. The driver failure monitor is supported in both **Hardware** and **Host** modes on a per channel basis.

## TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT

The transmit pulse shaper circuit uses the high speed clock from the Master timing generator to control the shape and width of the transmitted pulse. The internal high-speed timing generator eliminates the need for a tightly controlled transmit clock (TCLK) duty cycle. With the jitter attenuator not in the transmit path, the transmit output will generate no more than 0.025Unit Interval (UI) peak-to-peak jitter. In **Hardware** mode, the state of the A[4:0]/EQC[4:0] pins determine the transmit pulse shape for all eight channels. In **Host** mode transmit pulse shape can be controlled on a per channel basis using the interface bits EQC[4:0]. The chip supports five fixed transmit pulse settings for T1 Short-haul applications plus a fully programmable waveform generator for arbitrary transmit output pulse shapes (The arbitrary pulse generators are available for both T1 and E1). Transmit Line Build-Outs for T1 long-haul application are supported from 0dB to -22.5dB in three 7.5dB steps. The choice of the transmit pulse shape and LBO under the control of the interface bits are summarized in Table 5. For CSU LBO transmit pulse design information, refer to ANSI T1.403-1993 Network-to-Customer Installation specification, Annex-E.

**Note:** EQC[4:0] determine the T1/E1 operating mode of the XRT83VL38. When EQC4 = "1" and EQC3 = "1", the XRT83VL38 is in the E1 mode, otherwise it is in the T1/J1 mode. For details on how to enable the E1 arbitrary mode, see global register 0xC0h.

TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

EQC4	EQC3	EQC2	EQC1	EQC0	E1/T1 MODE & RECEIVE SENSITIVITY	TRANSMIT LBO	CABLE	CODING
0	0	0	0	0	T1 Long Haul/36dB	0dB	100Ω/ TP	B8ZS
0	0	0	0	1	T1 Long Haul/36dB	-7.5dB	100Ω/ TP	B8ZS
0	0	0	1	0	T1 Long Haul/36dB	-15dB	100Ω/ TP	B8ZS
0	0	0	1	1	T1 Long Haul/36dB	-22.5dB	100Ω/ TP	B8ZS
0	0	1	0	0	T1 Long Haul/45dB	0dB	100Ω/ TP	B8ZS
0	0	1	0	1	T1 Long Haul/45dB	-7.5dB	100Ω/ TP	B8ZS
0	0	1	1	0	T1 Long Haul/45dB	-15dB	100Ω/ TP	B8ZS
0	0	1	1	1	T1 Long Haul/45dB	-22.5dB	100Ω/ TP	B8ZS
0	1	0	0	0	T1 Short Haul/15dB	0-133 ft./ 0.6dB	100Ω/ TP	B8ZS
0	1	0	0	1	T1 Short Haul/15dB	133-266 ft./ 1.2dB	100Ω/ TP	B8ZS
0	1	0	1	0	T1 Short Haul/15dB	266-399 ft./ 1.8dB	100Ω/ TP	B8ZS
0	1	0	1	1	T1 Short Haul/15dB	399-533 ft./ 2.4dB	100Ω/ TP	B8ZS
0	1	1	0	0	T1 Short Haul/15dB	533-655 ft./ 3.0dB	100Ω/ TP	B8ZS



# TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

EQC4	EQC3	EQC2	EQC1	EQC0	E1/T1 MODE & RECEIVE SENSITIVITY	TRANSMIT LBO	CABLE	CODING
0	1	1	0	1	T1 Short Haul/15dB	Arbitrary Pulse	100Ω/ TP	B8ZS
0	1	1	1	0	T1 Gain Mode/29dB	0-133 ft./ 0.6dB	100Ω/ TP	B8ZS
0	1	1	1	1	T1 Gain Mode/29dB	133-266 ft./ 1.2dB	100Ω/ TP	B8ZS
1	0	0	0	0	T1 Gain Mode/29dB	266-399 ft./ 1.8dB	100Ω/ TP	B8ZS
1	0	0	0	1	T1 Gain Mode/29dB	399-533 ft./ 2.4dB	100Ω/ TP	B8ZS
1	0	0	1	0	T1 Gain Mode/29dB	533-655 ft./ 3.0dB	100Ω/ TP	B8ZS
1	0	0	1	1	T1 Gain Mode/29dB	Arbitrary Pulse	100Ω/ TP	B8ZS
	•			•				
1	0	1	0	0	T1 Gain Mode/29dB	0dB	100Ω/ TP	B8ZS
1	0	1	0	1	T1 Gain Mode/29dB	-7.5dB	100Ω/ TP	B8ZS
1	0	1	1	0	T1 Gain Mode/29dB	-15dB	100Ω/ TP	B8ZS
1	0	1	1	1	T1 Gain Mode/29dB	-22.5dB	100Ω/ TP	B8ZS
1	1	0	0	0	E1 Long Haul/36dB	ITU G.703/Arbitrary	75Ω Coax	HDB3
1	1	0	0	1	E1 Long Haul/36dB	ITU G.703/Arbitrary	120Ω TP	HDB3
1	1	0	1	0	E1 Long Haul/43dB	ITU G.703/Arbitrary	75Ω Coax	HDB3
1	1	0	1	1	E1 Long Haul/43dB	ITU G.703/Arbitrary	120Ω TP	HDB3
1	1	1	0	0	E1 Short Haul	ITU G.703/Arbitrary	75Ω Coax	HDB3
1	1	1	0	1	E1 Short Haul	ITU G.703/Arbitrary	120Ω TP	HDB3
				•	•			
1	1	1	1	0	E1 Gain Mode	ITU G.703/Arbitrary	75Ω Coax	HDB3
1	1	1	1	1	E1 Gain Mode	ITU G.703/Arbitrary	120Ω TP	HDB3

REV. 1.0.0

### TRANSMIT AND RECEIVE TERMINATIONS

The XRT83VL38 is a versatile LIU that can be programmed to use one Bill of Materials (BOM) for worldwide applications for T1, J1 and E1. For specific applications the internal terminations can be disabled to allow the use of existing components and/or designs.

## **RECEIVER (CHANNELS 0 - 7)**

### INTERNAL RECEIVE TERMINATION MODE


In **Hardware** mode, RXTSEL (Pin 83) can be tied "High" to select internal termination mode for all receive channels or tied "Low" to select external termination mode. Individual channel control can only be done in **Host** mode. By default the XRT83VL38 is set for external termination mode at power up or at **Hardware** reset.

**TABLE 6: RECEIVE TERMINATION CONTROL** 

RXTSEL	RX TERMINATION
0	EXTERNAL
1	INTERNAL

In **Host** mode, bit 7 in the appropriate channel register, (Table 18, "Microprocessor Register #1, Bit Description," on page 51), is set "High" to select the internal termination mode for that specific receive channel.

FIGURE 13. SIMPLIFIED DIAGRAM FOR THE INTERNAL RECEIVE AND TRANSMIT TERMINATION MODE



If the internal termination mode (RXTSEL = "1") is selected, the effective impedance for E1, T1 or J1 can be achieved either with an internal resistor or a combination of internal and external resistors as shown in Table 7.

**Note:** In **Hardware** mode, pins RXRES[1:0] control all channels.


www.DataSiREV.1.0.0

**TABLE 7: RECEIVE TERMINATIONS** 

RXTSEL	TERSEL1	TERSEL0	RXRES1	RXRES0	R <sub>ext</sub>	R <sub>int</sub>	Mode
0	х	х	Х	Х	R <sub>ext</sub>	$\infty$	T1/E1/J1
1	0	0	0	0	$\infty$	100Ω	T1
1	0	1	0	0	$\infty$	110Ω	J1
1	1	0	0	0	$\infty$	75Ω	E1
1	1	1	0	0	$\infty$	120Ω	E1
1	0	0	0	1	240Ω	172Ω	T1
1	0	1	0	1	240Ω	204Ω	J1
1	1	0	0	1	240Ω	108Ω	E1
1	1	1	0	1	240Ω	240Ω	E1
1	0	0	1	0	210Ω	192Ω	T1
1	0	1	1	0	210Ω	232Ω	J1
1	1	0	1	0	210Ω	116Ω	E1
1	1	1	1	0	210Ω	280Ω	E1
1	0	0	1	1	150Ω	300Ω	T1
1	0	1	1	1	150Ω	412Ω	J1
1	1	0	1	1	150Ω	150Ω	E1
1	1	1	1	1	150Ω	600Ω	E1


Figure 14 is a simplified diagram for T1 (100 $\Omega$ ) in the external receive and transmit termination mode. Figure 15 is a simplified diagram for E1 (75 $\Omega$ ) in the external receive and internal transmit termination mode.

FIGURE 14. SIMPLIFIED DIAGRAM FOR T1 IN THE EXTERNAL TERMINATION MODE (RXTSEL= 0 & TXTSEL= 0)



RFV 1.0.0

FIGURE 15. SIMPLIFIED DIAGRAM FOR E1 IN EXTERNAL RECEIVE TERMINATION MODE (RXTSEL= 0) AND INTERNAL TRANSMIT TERMINATION MODE (TXTEL= 1)



## TRANSMITTER (CHANNELS 0 - 7)

#### TRANSMIT TERMINATION MODE

In **Hardware** mode, TXTSEL (Pin 84) can be tied "High" to select internal termination mode for all transmit channels or tied "Low" for external termination. Individual channel control can be done only in **Host** mode. In **Host** mode, bit 6 in the appropriate register for a given channel is set "High" to select the internal termination mode for that specific transmit channel, see **Table 18**, "**Microprocessor Register #1**, **Bit Description**," on page 51.

In internal mode, no external resistors are used. An external capacitor of  $0.68\mu F$  is used for proper operation of the internal termination circuitry, see Figure 13.

 TERSEL1
 TERSEL0
 TERMINATION

 0
 0
 100Ω

 0
 1
 110Ω

 1
 0
 75Ω

 1
 1
 120Ω

**TABLE 8: TERMINATION SELECT CONTROL** 

#### **EXTERNAL TRANSMIT TERMINATION MODE**

By default the XRT83VL38 is set for external termination mode at power up or at Hardware reset.

When external transmit termination mode is selected, the internal termination circuitry is disabled. The value of the external resistors is chosen for a specific application. Figure 14 is a simplified block diagram for T1 (100 $\Omega$ ) in the external receive and transmit termination mode. Figure 15 is a simplified block diagram for E1 (75 $\Omega$ ) in the external receive termination and internal transmit termination mode.

Table 9 summarizes the transmit terminations.



**TABLE 9: TRANSMIT TERMINATIONS** 

	TERSEL1	TERSEL0	TXTSEL	$R_{int}\Omega$	n	$R_{ext}\Omega$	C <sub>ext</sub>
			0=EXTERNAL	SET BY	n, R <sub>ext</sub> , AND C	ext ARE SUC	GESTED
			1=INTERNAL	CONTROL BITS		ETTINGS	
T1							
100 Ω	0	0	0	$\Omega$	2	3.1Ω	0
	0	0	1	12.5Ω	2	0Ω	0.68μF
J1 110 Ω	0	1	0	$0\Omega$	2	3.1Ω	0
	0	1	1	13.75Ω	2	0Ω	0.68μF
_,							
<b>E1</b> <b>75</b> Ω	1	0	0	E1 extern	al Transmit termin	ation not su	ipported
	1	0	1	9.4Ω	2	0Ω	0.68μF
<b>E1</b> 1 <b>20</b> Ω	1	1	0	E1 extern	al Transmit termin	ation not su	ipported
	1	1	1	15Ω	2	0Ω	0.68μF

#### **REDUNDANCY APPLICATIONS**

Telecommunication system design requires signal integrity and reliability. When a T1/E1 primary line card has a failure, it must be swapped with a backup line card while maintaining connectivity to a backplane without losing data. System designers can achieve this by implementing common redundancy schemes with the XRT83VL38 Line Interface Unit (LIU). The XRT83VL38 offers features that are tailored to redundancy applications while reducing the number of components and providing system designers with solid reference designs. These features allow system designers to implement redundancy applications that ensure reliability. The Internal Impedance mode eliminates the need for external relays when using the 1:1 and 1+1 redundancy schemes.

#### XRT83VL38



## WWW.DOCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

#### PROGRAMMING CONSIDERATIONS

In many applications switching the control of the transmitter outputs and the receiver line impedance to **hardware** control will provide faster transmitter ON/OFF switching.

In **Host** Mode, there are two bits in register 130 (82H) that control the transmitter outputs and the Rx line impedance select, TXONCNTL (Bit 7) and TERCNTL (Bit 6).

Setting bit-7 (TXONCNTL) to a "1" transfers the control of the Transmit On/Off function to the TXON\_n **Hardware** control pins. (Pins 90 through 93 and pins 169 through 172). The TXON is used to tri-state the transmit outputs when used in a redundancy application.

Setting bit-6 (TERCNTL) to a "1" transfers the control of the Rx line impedance select (RXTSEL) to the RXTSEL **Hardware** control pin (pin 83).

Either mode works well with redundancy applications. The user can determine which mode has the fastest switching time for a unique application.

#### TYPICAL REDUNDANCY SCHEMES

- n ·1:1 One backup card for every primary card (Facility Protection)
- n ·1+1 One backup card for every primary card (Line Protection)
- <sub>n</sub> ·N+1One backup card for N primary cards

#### 1:1 REDUNDANCY

A 1:1 facility protection redundancy scheme has one backup card for every primary card. When using 1:1 redundancy, the backup card has its transmitters tri-stated and its receivers in high impedance. This eliminates the need for external relays and provides one bill of materials for all interface modes of operation. The transmit and receive sections of the LIU device are described separately.

#### 1+1 REDUNDANCY

A 1+1 line protection redundancy scheme has one backup card for every primary card, and the receivers on the backup card are monitoring the receiver inputs. Therefore, the receivers on both cards need to be active. The transmit outputs require no external resistors. The transmit and receive sections of the LIU device are described separately.


#### TRANSMIT 1:1 & 1+1 REDUNDANCY

For 1:1 and 1+1 redundancy, the transmitters on the primary and backup card should be programmed for Internal Impedance mode. The transmitters on the backup card should be tri-stated. Select the appropriate impedance for the desired mode of operation, T1/E1/J1. A 0.68uF capacitor is used in series with TTIP for blocking DC bias. See Figure 16 for a simplified block diagram of the transmit section for 1:1 and 1+1 redundancy scheme.

**Note:** For simplification, the over voltage protection circuitry was omitted.

www.DataStREV.1.0.0

FIGURE 16. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT SECTION FOR 1:1 & 1+1 REDUNDANCY




#### **RECEIVE 1:1 & 1+1 REDUNDANCY**

For 1:1 and 1+1 redundancy, the receivers on the primary card should be programmed for Internal Impedance mode. The receivers on the backup card should be programmed for External Impedance mode. Since there is no external resistor in the circuit, the receivers on the backup card will be high impedance. This key design feature eliminates the need for relays and provides one bill of materials for all interface modes of operation. Select the impedance for the desired mode of operation, T1/E1/J1. To swap the primary card, set the backup card to Internal Impedance mode, then the primary card to External Impedance mode. See Figure 17 for a simplified block diagram of the receive section for a 1:1 and 1+1 redundancy scheme.

**Note:** For simplification, the over voltage protection circuitry was omitted.

FIGURE 17. SIMPLIFIED BLOCK DIAGRAM - RECEIVE SECTION FOR 1:1 AND 1+1 REDUNDANCY



#### **N+1 REDUNDANCY**


N+1 redundancy has one backup card for N primary cards. Due to impedance mismatch and signal contention, external relays are necessary when using this redundancy scheme. The advantage of relays is that they create complete isolation between the primary cards and the backup card. This allows all transmitters and receivers on the primary cards to be configured in internal impedance mode, providing one bill of materials for all interface modes of operation. The transmit and receive sections of the XRT83VL38 are described separately.

#### **TRANSMIT**

For N+1 redundancy, the transmitters on all cards should be programmed for internal impedance mode providing one bill of materials for T1/E1/J1. The transmitters on the backup card do not have to be tri-stated. To swap the primary card, close the desired relays, and tri-state the transmitters on the failed primary card. A  $0.68\mu F$  capacitor is used in series with TTIP for blocking DC bias. See Figure 18 for a simplified block diagram of the transmit section for an N+1 redundancy scheme.

**Note:** For simplification, the over voltage protection circuitry was omitted.

FIGURE 18. SIMPLIFIED BLOCK DIAGRAM - TRANSMIT SECTION FOR N+1 REDUNDANCY



www.DataSIREV.1.0.0


#### **RECEIVE**

For N+1 redundancy, the receivers on the primary cards should be programmed for internal impedance mode. The receivers on the backup card should be programmed for external impedance mode. Since there is no external resistor in the circuit, the receivers on the backup card will be high impedance. Select the impedance for the desired mode of operation, T1/E1/J1. To swap the primary card, set the backup card to internal impedance mode, then the primary card to external impedance mode. See Figure 19. for a simplified block diagram of the receive section for a N+1 redundancy scheme.

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

**NOTE:** For simplification, the over voltage protection circuitry was omitted.

FIGURE 19. SIMPLIFIED BLOCK DIAGRAM - RECEIVE SECTION FOR N+1 REDUNDANCY





#### PATTERN TRANSMIT AND DETECT FUNCTION

Several test and diagnostic patterns can be generated and detected by the chip. In **Hardware** mode each channel can be independently programmed to transmit an All Ones pattern by applying a "High" level to the corresponding TAOS\_n pin. In **Host** mode, the three interface bits TXTEST[2:0] control the pattern generation and detection independently for each channel according to **Table 10**.

TABLE 10: PATTERN TRANSMISSION CONTROL

TXTEST2	TXTEST1	TEST1 TXTEST0 TEST PATTERN			
0	х	х	None		
1	0	0	TDQRSS		
1	0	1	TAOS		
1	1	0	TLUC		
1	1	1	TLDC		

## TRANSMIT ALL ONES (TAOS)

This feature is available in both **Hardware** and **Host** modes. With the TAOS\_n pin connected to a "High" level or when interface bits TXTEST2="1", TXTEST1="0" and TXTEST0="1" the transmitter ignores input from TPOS\_n/TDATA\_n and TNEG\_n/CODES\_n pins and sends a continuous AMI encoded all "Ones" signal to the line, using TCLK\_n clock as the reference. In addition, when the **Hardware** pin and interface bit ATAOS is activated, the chip will automatically transmit the All "Ones" data from any channel that detects an RLOS condition. This feature is not available on a per channel basis. TCLK n must NOT be tied "Low".

#### NETWORK LOOP CODE DETECTION AND TRANSMISSION

This feature is available in **Host** mode only. When the interface bits TXTEST2="1", TXTEST1="1" and TXTEST0="0" the chip is enabled to transmit the "00001" Network Loop-Up Code from the selected channel requesting a Loop-Back condition from the remote terminal. Simultaneously setting the interface bits NLCDE1="0" and NLCDE0="1" enables the Network Loop-Up code detection in the receiver. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds, the NLCD bit in the interface register is set indicating that the remote terminal has activated remote Loop-Back and the chip is receiving its own transmitted data. When the interface bits TXTEST2="1", TXTEST1="1" and TXTEST0="1" the chip is enabled to transmit the Network Loop-Down Code (TLDC) "001" from the selected channel requesting the remote terminal the removal of the Loop-Back condition.

In the **Host** mode each channel is capable of monitoring the contents of the receive data for the presence of Loop-Up or Loop-Down code from the remote terminal. In the **Host** mode the two interface bits NLCDE[1:0] control the Loop-Code detection independently for each channel according to **Table 11**.

TABLE 11: LOOP-CODE DETECTION CONTROL

NLCD	E1	NLCDE0	CONDITION
0		0	Disable Loop-Code Detection
0		1	Detect Loop-Up Code in Receive Data
1		0	Detect Loop-Down Code in Receive Data
1		1	Automatic Loop-Code detection and Remote Loop-Back Activation

Setting the interface bits to NLCDE1="0" and NLCDE0="1" activates the detection of the Loop-Up code in the receive data. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds, the NLCD interface bit is set to "1" and stays in this state for as long as the receiver continues to receive the





www.DataSireVi1.0.00 OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

Network Loop-Up Code. In this mode if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The host has the option to ignore the request from the remote terminal, or to respond to the request and manually activate Remote Loop-Back. The host can subsequently activate the detection of the Loop-Down Code by setting NLCDE1="1" and NLCDE0="0". In this case, receiving the "001" Loop-Down Code for longer than 5 seconds will set the NLCD bit to "1" and if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The host can respond to the request from the remote terminal and remove Loop-Back condition. In the manual Network Loop-Up (NLCDE1="0" and NLCDE0="1") and Loop-Down (NLCDE1="1" and NLCDE0="0") Code detection modes, the NLCD interface bit will be set to "1" upon receiving the corresponding code in excess of 5 seconds in the receive data. The chip will initiate an interrupt any time the status of the NLCD bit changes and the Network Loop-code interrupt is enabled.

In the Host mode, setting the interface bits NLCDE1="1" and NLCDE0="1" enables the automatic Loop-Code detection and Remote Loop-Back activation mode if, TXTEST[2:0] is NOT equal to "110". As this mode is initiated, the state of the NLCD interface bit is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up Code. If the "00001" Network Loop-Up Code is detected in the receive data for longer than 5 seconds in addition to the NLCD bit in the interface register being set, Remote Loop-Back is automatically activated. The chip stays in remote Loop-Back even if it stops receiving the "00001" pattern. After the chip detects the Loop-Up code, sets the NLCD bit and enters Remote Loop-Back, it automatically starts monitoring the receive data for the Loop-Down code. In this mode however, the NLCD bit stays set even if the receiver stops receiving the Loop-Up code, which is an indication to the host that the Remote Loop-Back is still in effect. Remote Loop-Back is removed if the chip detects the "001" Loop-Down code for longer than 5 seconds. Detecting the "001" code also results in resetting the NLCD interface bit and initiating an interrupt. The Remote Loop-Back can also be removed by taking the chip out of the Automatic detection mode by programming it to operate in a different state. The chip will not respond to remote Loop-Back request if Local Analog Loop-Back is activated locally. When programmed in Automatic detection mode the NLCD interface bit stays "High" for the whole time the Remote Loop-Back is activated and initiates an interrupt any time the status of the NLCD bit changes provided the Network Loop-code interrupt is enabled.

#### TRANSMIT AND DETECT QUASI-RANDOM SIGNAL SOURCE (TDQRSS)

Each channel of XRT83VL38 includes a QRSS pattern generation and detection block for diagnostic purposes that can be activated only in the **Host** mode by setting the interface bits TXTEST2="1", TXTEST1="0" and TXTEST0="0". For T1 systems, the QRSS pattern is a 2<sup>20</sup>-1pseudo-random bit sequence (PRBS) with no more than 14 consecutive zeros. For E1 systems, the QRSS pattern is 2<sup>15</sup> -1 PRBS with an inverted output. With QRSS and Analog Local Loop-Back enabled simultaneously, and by monitoring the status of the QRPD interface bit, all main functional blocks within the transceiver can be verified.

When the receiver achieves QRSS synchronization with fewer than 4 errors in a 128 bits window, QRPD changes from "Low" to "High". After pattern synchronization, any bit error will cause QRPD to go "Low" for one clock cycle. If the QRPDIE bit is enabled, any transition on the QRPD bit will generate an interrupt.

With TDQRSS activated, a bit error can be inserted in the transmitted QRSS pattern by transitioning the INSBER interface bit from "0" to "1". Bipolar violation can also be inserted either in the QRSS pattern, or input data when operating in the single-rail mode by transitioning the INSBPV interface bit from "0" to "1". The state of INSBER and INSBPV bits are sampled on the rising edge of the TCLK\_n. To insure the insertion of the bit error or bipolar violation, a "0" should be written in these bit locations before writing a "1".



#### LOOP-BACK MODES

The XRT83VL38 supports several Loop-Back modes under both **Hardware** and **Host** control. In **Hardware** mode the two LOOP[1:0] pins control the Loop-Back functions for each channel independently according to **Table 12**.

TABLE 12: LOOP-BACK CONTROL IN HARDWARE MODE

LOOP1	LOOP0	LOOP-BACK MODE
0	0	None
0	1	Analog
1	0	Remote
1	1	Digital

In **Host** mode the Loop-Back functions are controlled by the three LOOP[2:0] interface bits. Each channel can be programmed independently according to **Table 13**.


TABLE 13: LOOP-BACK CONTROL IN HOST MODE

LOOP2	LOOP1	LOOP0	LOOP-BACK MODE
0	Х	Х	None
1	0	0	Dual
1	0	1	Analog
1	1	0	Remote
1	1	1	Digital

#### LOCAL ANALOG LOOP-BACK (ALOOP)

With Local Analog Loop-Back activated, the transmit data at TTIP and TRING are looped-back to the analog input of the receiver. External inputs at RTIP/RRING in this mode are ignored while valid transmit data continues to be sent to the line. Local Analog Loop-Back exercises most of the functional blocks of the XRT83VL38 including the jitter attenuator which can be selected in either the transmit or receive paths. Local Analog Loop-Back is shown in Figure 20.

FIGURE 20. LOCAL ANALOG LOOP-BACK SIGNAL FLOW




In this mode, the jitter attenuator (if selected) can be placed in the transmit or receive path.

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

#### REMOTE LOOP-BACK (RLOOP)


With Remote Loop-Back activated, receive data after the jitter attenuator (if selected in the receive path) is looped back to the transmit path using RCLK as transmit timing. In this mode transmit clock and data are ignored, while RCLK and receive data will continue to be available at their respective output pins. Remote Loop-Back with jitter attenuator selected in the receive path is shown in Figure 21.

FIGURE 21. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN RECEIVE PATH



In the Remote Loop-Back mode if the jitter attenuator is selected in the transmit path, the receive data from the Clock and Data Recovery block is looped back to the transmit path and is applied to the jitter attenuator using RCLK as transmit timing. In this mode the transmit clock and data are also ignored, while RCLK and received data will continue to be available at their respective output pins. Remote Loop-Back with the jitter attenuator selected in the transmit path is shown in Figure 22.


FIGURE 22. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH



#### DIGITAL LOOP-BACK (DLOOP)

Digital Loop-Back or Local Loop-Back allows the transmit clock and data to be looped back to the corresponding receiver output pins through the encoder/decoder and jitter attenuator. In this mode, receive data and clock are ignored, but the transmit data will be sent to the line uninterrupted. This loop back feature allows users to configure the line interface as a pure jitter attenuator. The Digital Loop-Back signal flow is shown in Figure 23.


FIGURE 23. DIGITAL LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH



#### **DUAL LOOP-BACK**

Figure 24 depicts the data flow in dual-loopback. In this mode, selecting the jitter attenuator in the transmit path will have the same result as placing the jitter attenuator in the receive path. In dual Loop-Back mode the recovered clock and data from the line are looped back through the transmitter to the TTIP and TRING without passing through the jitter attenuator. The transmit clock and data are looped back through the jitter attenuator to the RCLK and RPOS/RDATA and RNEG pins.

FIGURE 24. SIGNAL FLOW IN DUAL LOOP-BACK MODE



#### OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

## MICROPROCESSOR PARALLEL INTERFACE

XRT83VL38 is equipped with a microprocessor interface for easy device configuration. The parallel port of the XRT83VL38 is compatible with both Intel and Motorola address and data buses. The XRT83VL38 has an 8-bit address A[7:0] input and 8-bit bi-directional data bus D[7:0]. The signals required for a generic microprocessor to access the internal registers are described in Table 14.

TABLE 14: MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

D[7:0]	Data Input (Output): 8 bits bi-directional Read/Write data bus for register access.									
A[7:0]	Address Input:	8 bit address to	select intern	al register location.						
μPTS1 μPTS2	Microprocesso	r Type Select:								
μΡ132		μPTS2	μPTS1	<b>μ</b> Р Туре						
		0	0	Intel 8051 Asynchronous						
		0	1	Motorola Asynchronous						
		1	0	Power PC Synchronous						
		1	1	MPC8xx Motorola Synchronous						
μ <b>PCLK</b>	clock speed is 5	<b>Microprocessor Clock Input</b> : Input clock for synchronous microprocessor operation. Maximum clock speed is 54MHz. This pin is internally pulled "Low" for asynchronous microprocessor operation when no clock is present.								
ALE_AS	Address Latch Input (Address Strobe): -Intel bus timing, the address inputs are latched into the internal register on the falling edge of ALEMotorola bus timing, the address inputs are latched into the internal register on the falling edge of AS.									
cs	Chip Select Inp	ut: This signal r	must be "Low	" in order to access the parallel port	t.					
RD_DS	•	a "Low" pulse		s a read operation when $\overline{CS}$ pin is "l dicates a read or write operation wh						
WR_R/W	_	a "Low" pulse on a "Low" pulse on a "High" p	ulse on R/W	s a write operation when $\overline{\text{CS}}$ pin is 'selects a read operation and a "Low".						
RDY_DTACK	Ready Output (Data Transfer Acknowledge Output): -Intel bus timing, RDY is asserted "High" to indicate the XRT83VL38 has completed a read or write operationMotorola bus timing, DTACK is asserted "Low" to indicate the XRT83VL38 has completed a read or write operation.									
INT		registers. The		to indicate an interrupt caused by a this pin can be blocked by setting the						

## WWW.DOCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR



#### MICROPROCESSOR REGISTER TABLES

The microprocessor interface consists of 256 addressable locations. Each channel uses 16 dedicated 8 byte registers for independent programming and control. There are four additional registers for global control of all channels and two registers for device identification and revision numbers. The remaining registers are for factory test and future expansion. The control register map and the function of the individual bits are summarized in Table 15 and Table 16 respectively.

**TABLE 15: MICROPROCESSOR REGISTER ADDRESS** 

REGISTER NUMBER	Regi	STER ADDRESS	Function
REGISTER NOMBER	HEX	BINARY	TONCTION
0 - 15	0x00 - 0x0F	00000000 - 00001111	Channel 0 Control Registers
16 - 31	0x10 -0x1F	00010000 - 00011111	Channel 1 Control Registers
32 - 47	0x20 - 0x2F	00100000 - 00101111	Channel 2 Control Registers
48 - 63	0x30 - 0x3F	00110000 - 00111111	Channel 3 Control Registers
64 - 79	0x40 - 0x4F	01000000 - 01001111	Channel 4 Control Registers
80 - 95	0x50 - 0x5F	01010000 - 01011111	Channel 5 Control Registers
96-111	0x60 - 0x6F	01100000 - 01101111	Channel 6 Control Registers
112 - 127	0x70 - 0x7F	01110000 - 01111111	Channel 7 Control Registers
128 - 131	0x80 - 0x83	10000000 - 10000011	Command Control registers for all 8 channels
132 -139	0x84 - 0x8B	10000100 - 10001011	R/W registers reserved for testing channels 0-3
140 - 191	0x8C - 0xBF	10001100 - 10111111	Reserved
192	0xC0	11000000	Command Control register for all 8 channels
193 - 195	0xC1 - 0xC3	11000001 - 11000011	Reserved
196 - 203	0xC4 - 0xCB	11000100 - 11001011	R/W registers reserved for testing channels 4-7
204 - 253	0xCC - 0xFD	11001100 - 11111101	Reserved
254	0xFE	11111110	Device "ID"
255	0xFF	11111111	Device "Revision ID"

TABLE 16: MICROPROCESSOR REGISTER BIT DESCRIPTION

REG. #	Address	REG. TYPE	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0		
Channel 0	Channel 0 Control Registers											
0	00000000 Hex 0x00	R/W	Reserved	Reserved	RXON_n	EQC4_n	EQC3_n	EQC2_n	EQC1_n	EQC0_n		
1	00000001 Hex 0x01	R/W	RXTSEL_n	TXTSEL_n	TERSEL1_n	TERSEL0_n	JASEL1_n	JASEL0_n	JABW_n	FIFOS_n		
2	00000010 Hex 0x02	R/W	INVQRSS_n	TXTEST2_n	TXTEST1_n	TXTEST0_n	TXON_n	LOOP2_n	LOOP1_n	LOOP0_n		
3	00000011 Hex 0x03	R/W	NLCDE1_n	NLCDE0_n	CODES_n	RXRES1_n	RXRES0_n	INSBPV_n	INSBER_n	Reserved		



## OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

## TABLE 16: MICROPROCESSOR REGISTER BIT DESCRIPTION

	TABLE 16: MICROPROCESSOR REGISTER BIT DESCRIPTION											
REG. #	Address	REG. TYPE	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0		
4	00000100 Hex 0x04	R/W	Reserved	DMOIE_n	FLSIE_n	LCVIE_n	NLCDIE_n	AISDIE_n	RLOSIE_n	QRPDIE_n		
5	00000101 Hex 0x05	RO	Reserved	DMO_n	FLS_n	LCV_n	NLCD_n	AISD_n	RLOS_n	QRPD_n		
6	00000110 Hex 0x06	RUR	Reserved	DMOIS_n	FLSIS_n	LCVIS_n	NLCDIS_n	AISDIS_n	RLOSIS_n	QRPDIS_n		
7	00000111 Hex 0x07	RO	Reserved	Reserved	CLOS5_n	CLOS4_n	CLOS3_n	CLOS2_n	CLOS1_n	CLOS0_n		
8	00001000 Hex 0x08	R/W	Х	B6S1_n	B5S1_n	B4S1_n	B3S1_n	B2S1_n	B1S1_n	B0S1_n		
9	00001001 Hex 0x09	R/W	Х	B6S2_n	B5S2_n	B4S2_n	B3S2_n	B2S2_n	B1S2_n	B0S2_n		
10	00001010 Hex 0x0A	R/W	Х	B6S3_n	B5S3_n	B4S3_n	B3S3_n	B2S3_n	B1S3_n	B0S3_n		
11	00001011 Hex 0x0B	R/W	Х	B6S4_n	B5S4_n	B4S4_n	B3S4_n	B2S4_n	B1S4_n	B0S4_n		
12	00001100 Hex 0x0C	R/W	Х	B6S5_n	B5S5_n	B4S5_n	B3S5_n	B2S5_n	B1S5_n	B0S5_n		
13	00001101 Hex 0x0D	R/W	Х	B6S6_n	B5S6_n	B4S6_n	B3S6_n	B2S6_n	B1S6_n	B0S6_n		
14	00001110 Hex 0x0E	R/W	Х	B6S7_n	B5S7_n	B4S7_n	B3S7_n	B2S7_n	B1S7_n	B0S7_n		
15	00001111 Hex 0x0F	R/W	Х	B6S8_n	B5S8_n	B4S8_n	B3S8_n	B2S8_n	B1S8_n	B0S8_n		
			Reset = 0	Reset = 0	Reset = 0	Reset = 0	Reset = 0	Reset = 0	Reset = 0	Reset = 0		
Command	Control Glo	bal Re	gisters for all	8 channels			L	L	L	L		
16-31	0001xxxx Hex 0x10- 0x1F	R/W	Channel 1Cor	ntrol Register (s	ee Registers 0-	15 for description	)					
32-47	0010xxxx Hex 0x20- ox2F	R/W	Channel 2 Co	ntrol Register (s	ee Registers 0-	15 for description	n)					
48-63	0011xxxx Hex 0x30- 0x3F	R/W	Channel 3 Co	ntrol Register (s	ee Registers 0-	15 for description	1)					
64-79	0100xxxx Hex 0x40- 0x4F	R/W	Channel 4 Co	ntrol Register (s	ee Registers 0-	-15 for description	n)					
80-95	0101xxxx Hex 0x50- 0x5F	R/W	Channel 5 Co	ntrol Register (s	ee Registers 0-	-15 for description	n)					
96-111	0110xxxx Hex 0x60- 0x6F	R/W	Channel 6 Co	ntrol Register (s	ee Registers 0-	15 for description	n)					
112-127	0111xxxx Hex 0x70- 0x7F	R/W	Channel 7 Co	ntrol Register (s	ee Registers 0-	15 for description	n)					
Command	Control Reg	gisters	for All 8 Chan	nels								

# WWW.DOCTAL J1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

## TABLE 16: MICROPROCESSOR REGISTER BIT DESCRIPTION

REG. #	Address	REG. Type	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
128	10000000 Hex 0x80	R/W	SR/DR	ATAOS	RCLKE	TCLKE	DATAP	Reserved	GIE	SRESET
129	10000001 Hex 0x81	R/W	Reserved	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	RXMUTE	EXLOS	ICT
130	10000010 Hex 0x82	R/W	TXONCNTL	TERCNTL	Reserved	Reserved		Rese	rved	
131	10000011 Hex 0x83	R/W	GAUGE1	GAUGE0	Reserved	Reserved	SL_1	SL_0	EQG_1	EQG_0
Test Regis	ters for cha	nnels 0	) - 3							
132	10000100	R/W	Test byte 0							
133	10000101	R/W	Test byte 1							
134	10000110	R/W	Test byte 2							
135	10000111	R/W	Test byte 3							
136	10001000	R/W	Test byte 4							
137	10001001	R/W	Test byte 5							
138	10001010	R/W	Test byte 6							
139	10001011	R/W	Test byte 7							
Unused Re	egisters		I.							
140-191	100011xx									
Command	Control Reg	jister f	or All 8 Chann	els						
192	11000000 Hex 0xC0	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	E1Arben
Unused Re	egisters									
193-195	110000xx									
Test Regis	ters for cha	nnels 4	l - 7							
196	11000100	R/W	Test byte 0							
197	11000101	R/W	Test byte 0							
198	11000110	R/W	Test byte 0							
199	11000111	R/W	Test byte 0							
200	11001000	R/W	Test byte 0							
201	11001001	R/W	Test byte 0							
202	11001010	R/W	Test byte 0							
203	11001011	R/W	Test byte 0							
Unused Re	egisters		1							
204	11001100									
253	11111101									
ID Registe	rs									





www.DataSkREVk11.0.00 OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

## TABLE 16: MICROPROCESSOR REGISTER BIT DESCRIPTION

REG. #	Address	REG. Type	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
254	11111110 Hex 0xFE	RO	DEVICE ID he	EVICE ID hex: FD - Binary 11101010 (0xEA)						
255	11111111 Hex 0xFF	RO	DEVICE "Rev	ision ID"						



## MICROPROCESSOR REGISTER DESCRIPTIONS

## TABLE 17: MICROPROCESSOR REGISTER #0, BIT DESCRIPTION

REGISTER ADDRESS 00000000 00010000 00110000 00100000 01010000 01110000 01110000	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6	Reserved		R/W	
D5	RXON_n	Receiver ON: Writing a "1" into this bit location turns on the Receive Section of channel n. Writing a "0" shuts off the Receiver Section of channel n.  Notes:  1. This bit provides independent turn-off or turn-on control of each receiver channel.  2. In Hardware mode all receiver channels are always on in the TQFP package. In the BGA packace all receiver channels can be turned on or off together by applying the appropriate signal to the RXON pin (#K16).	R/W	0
D4	EQC4_n	<b>Equalizer Control bit 4:</b> This bit together with EQC[3:0] are used for controlling transmit pulse shaping, transmit line buildout (LBO) and receive monitoring for either T1 or E1 Modes of operation.  See <b>Table 5</b> for description of Equalizer Control bits.	R/W	0
D3	EQC3_n	<b>Equalizer Control bit 3:</b> See bit D4 description for function of this bit	R/W	0
D2	EQC2_n	Equalizer Control bit 2: See bit D4 description for function of this bit	R/W	0
D1	EQC1_n	Equalizer Control bit 1: See bit D4 description for function of this bit	R/W	0
D0	EQC0_n	<b>Equalizer Control bit 0:</b> See bit D4 description for function of this bit	R/W	0



TABLE 18: MICROPROCESSOR REGISTER #1, BIT DESCRIPTION

		_						, ,	
REGISTER ADDRESS	CHANNEL_n								
0000001	CHANNEL_0								
00010001	CHANNEL_1								
00100001	CHANNEL_2								
00110001	CHANNEL_3							REGISTER	RESET
01000001	CHANNEL_4			F	UNCTI	ON		TYPE	VALUE
01010001	CHANNEL_5								
01100001	CHANNEL_6								
01110001	CHANNEL_7								
Віт#	NAME								
D7	RXTSEL_n	to selec	Receiver Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the receiver according to the following table;					R/W	0
			RXT	SEL	RX	Termination			
			(	)		External			
			1	1		Internal			
D6	TXTSEL_n	to selec	ransmit Termination Select: In Host mode, this bit is used a select between the internal and external line termination modes for the transmitter according to the following table;						0
			ТХТ	SEL	TX	Termination			
			(	)		External			
				1		Internal			
D5	TERSEL1_n	Termina	ation Imped	lance S	elect1	:		R/W	0
		and RX	TSEL = "1")	TERSE	L[1:0]	nation mode, (T control the trans cording to the fo	smit and		
		[-	TERSEL1	TERS	SEL0	Terminati	on		
			0	0		100Ω			
			0	1		110Ω			
			1	0	)	75Ω			
			1	1		120Ω			
		each red the com In the in	n the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer.						

# WWW.DOCTAL J1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

## TABLE 18: MICROPROCESSOR REGISTER #1, BIT DESCRIPTION

D3	JASEL1_n	are used t	litter Attenuator select bit 1: The JASEL1 and JASEL0 bits are used to disable or place the jitter attenuator of each channel independently in the transmit or receive path.						0
		1 1	ASEL1 bit D3	JASE bit D	-	JA Path			
			0	0	JA	Disabled			
			0	1	JΑ	in Transmit	Path		
			1	0	JA	in Receive	Path		
			1	1	JA	in Receive	Path		
D2	JASEL0_n	Jitter Atte		elect bit (	: See d	escription of t	oit D3 for the	R/W	0
D1	JABW_n	to "1" to se FIFO leng "0" to sele mode. In 1 nently set	litter Attenuator Bandwidth Select: In E1 mode, set this bit of "1" to select a 1.5Hz Bandwidth for the Jitter Attenuator. The FIFO length will be automatically set to 64 bits. Set this bit to 0" to select 10Hz Bandwidth for the Jitter Attenuator in E1 mode. In T1 mode the Jitter Attenuator Bandwidth is permanently set to 3Hz, and the state of this bit has no effect on the Bandwidth.						0
		Mode	JAB' bit E		FOS_n oit D0	JA B-W Hz	FIFO Size		
		T1	0		0	3	32		
		T1	0		1	3	64		
		T1	1		0	3	32		
		T1	1		1	3	64		
		E1	0		0	10	32		
		E1	0		1	10	64		
		E1	1		0	1.5	64		
		E1	1		1	1.5	64		
D0	FIFOS_n	FIFO Size this bit.	Select: S	See table	of bit D1	above for the	e function of	R/W	0



# OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

TABLE 19: MICROPROCESSOR REGISTER #2, BIT DESCRIPTION

REGISTER ADDRESS 00000010 00010010 00100010 00110010 01000010 01100010 01110010 BIT #	CHANNEL_n CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7		Fun	ICTION		REGISTE TYPE	R RESET VALUE		
D7	INVQRSS_n	Invert QRSS Pa this bit inverts the a "0" sends the 0	e polarity of tra	ansmitted QR	SS pattern. Writi		0		
D6	TXTEST2_n	and TXTEST0 at according to the	d TXTEST0 are used to generate and transmit test patterns cording to the following table:						
		TXTEST2	TXTEST1	TXTEST0	Test Pattern				
		0	X 0	0 0	No Pattern TDQRSS				
		1	0	1	TAOS				
		1	1	0	TLUC				
		1	1	1	TLDC				
		condition when a Source generation number n. In a Trandom bit sequentive zeros. In a ETAOS (Transmit the transmission channel number	TDQRSS (Transmit/Detect Quasi-Random Signal): This condition when activated enables Quasi-Random Signal Source generation and detection for the selected channel number n. In a T1 system QRSS pattern is a 2 <sup>20</sup> -1 pseudo-random bit sequence (PRBS) with no more than 14 consecutive zeros. In a E1 system, QRSS is a 2 <sup>15</sup> -1 PRBS pattern.  TAOS (Transmit All Ones): Activating this condition enables the transmission of an All Ones Pattern from the selected						
		TLUC (Transmit Network Loop-Up Code): Activating this condition enables the Network Loop-Up Code of "00001" to be ransmitted to the line for the selected channel number n. When Network Loop-Up code is being transmitted, the KRT83VL38 will ignore the Automatic Loop-Code detection and Remote Loop-Back activation (NLCDE1 ="1", NLCDE0 ="1", if activated) in order to avoid activating Remote Digital Loop-Back automatically when the remote terminal responds to the Loop-Back request.  TLDC (Transmit Network Loop-Down Code): Activating this condition enables the network Loop-Down Code of "001" to be transmitted to the line for the selected channel number n.							
D5	TXTEST1_n	Transmit Test p	attern bit 1: S			e R/W	0		

# WWW.DOCTAL 11/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

## TABLE 19: MICROPROCESSOR REGISTER #2, BIT DESCRIPTION

D4	TXTEST0_n	Transmit Tes function of this		t 0: See de	escription of bit D6 for the	R/W	0
D3	TXON_n	Transmit and shuts off the TTTIP_n and T	<b>Fransmitter ON:</b> Writing a "1" into this bit location turns on the Fransmit and Receive Sections of channel n. Writing a "0" shuts off the Transmit Section of channel n. In this mode, "TIP_n and TRING_n driver outputs will be tri-stated for power eduction or redundancy applications.				
D2	LOOP2_n		its control th	gether with the LOOP1 ck modes of the chip			
		LOOP2	LOOP1	LOOP0	Loop-Back Mode		
		0	Х	Х	No Loop-Back		
		1	0	0	Dual Loop-Back		
		1	0	1	Analog Loop-Back		
		1	1	0	Remote Loop-Back		
		1	1	1	Digital Loop-Back		
D1	LOOP1_n	Loop-Back control bit 1: See description of bit D2 for the function of this bit.				R/W	0
D0	LOOP0_n	Loop-Back c		: See desci	ription of bit D2 for the	R/W	0



TABLE 20: MICROPROCESSOR REGISTER #3, BIT DESCRIPTION

REGISTER ADDRESS 00000011 00010011 00100011 00110011 01000011	CHANNEL_n CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5		Func	TION	REGISTER TYPE	RESET VALUE	
01100011	CHANNEL_6						
01110011	CHANNEL_7						
Віт #	NAME	-					
D7	NLCDE1_n	This bit together	Network Loop Code Detection Enable Bit 1: This bit together with NLCDE0_n control the Loop-Code detection of each channel.				
		NLCDE1	NLCDE0	Function			
		0	0	Disable Loop-code detection			
		0	1	Detect Loop-Up code in receive data			
		1	0	Detect Loop-Down code in receive data			
		1	1	Automatic Loop-Code detection			
		NLCDE0 = "0", the receive data tively.When the detected for mor set to "1" and if	When NLCDE1 ="0" and NLCDE0 = "1" or NLCDE1 = "1" and NLCDE0 = "0", the chip is manually programmed to monitor the receive data for the Loop-Up or Loop-Down code respectively. When the presence of the "00001" or "001" pattern is detected for more than 5 seconds, the status of the NLCD bit is set to "1" and if the NLCD interrupt is enabled, an interrupt is initiated. The Host has the option to control the Loop-Back				
		Automatic Loop-vation mode. As interface bit is reitor the receive of tern is detected "1", Remote Locally programmed Down code. The receiving the Locis removed whe	-Code detections this mode is in sest to "0" and the data for the Loc for longer than sp-Back is actived to monitor the NLCD bit stay op-Up code. Then the chip receptors the Albert to Albert the Condo or if the Albert the Sanda or if the Albert the Condo or if the Albert the Sanda or If the S	d NLCDE0 = "1" enables the and Remote Loop-Back activitiated, the state of the NLC ne chip is programmed to mo p-Up code. If the "00001" passeconds, the NLCD bit is stated and the chip is automathe receive data for the Loops set even after the chip stope Remote Loop-Back conditionatives the Loop-Code detection	ti- ED n- at- et ti- p- os on		
D6	NLCDE0_n	Network Loop ( See description			R/W	0	
D5	CODES_n	decoding for cha	his bits selects l annel number n.	et: HDB3 or B8ZS encoding and Writing "1" selects an AMI active when single rail mode		0	

# WWW.DOCTAL 11/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR



## TABLE 20: MICROPROCESSOR REGISTER #3, BIT DESCRIPTION

D4	RXRES1_n	along with the F	RXRES0_n bit se	Pin 1: In <b>Host</b> mode, this lects the value of the exter to the following table;  Required Fixed External RX Resistor  No external Fixed Resistor  240Ω  210Ω  150Ω		0	
D3	RXRES0_n		nal Resistor Con on of D4 the RXI	trol Pin 0: For function of RES1_n bit.	this R/W	0	
D2	INSBPV_n	"1", a bipolar vio stream of the se be inserted eith operating in sing on the rising ed. <b>Note:</b> To ens	Insert Bipolar Violation: When this bit transitions from "0" to "1", a bipolar violation is inserted in the transmitted data stream of the selected channel number n. Bipolar violation can be inserted either in the QRSS pattern, or input data when operating in single-rail mode. The state of this bit is sampled on the rising edge of the respective TCLK_n.  Note: To ensure the insertion of a bipolar violation, a "0" should be written in this bit location before writing a "1".				
D1	INSBER_n	tions from "0" to ted QRSS patte of this bit is sam TCLK_n. <b>Note:</b> To ensi	"1", a bit error w rn of the selected apled on the risin ture the insertion	enabled, when this bit trar ill be inserted in the transr d channel number n. The si g edge of the respective of bit error, a "0" should in before writing a "1".	nit- cate	0	
D0	Reserved	Reserved			R/W	0	

## TABLE 21: MICROPROCESSOR REGISTER #4, BIT DESCRIPTION

REGISTER ADDRESS 00000100 00010100 00100100 00110100 01010100 01100100	CHANNEL_n CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	Function	Register Type	RESET VALUE
D7	Reserved		RO	0
D6	DMOIE_n	<b>DMO Interrupt Enable:</b> Writing a "1" to this bit enables DMO interrupt generation, writing a "0" masks it.	R/W	0



# OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

## TABLE 21: MICROPROCESSOR REGISTER #4, BIT DESCRIPTION

D5	FLSIE_n	FIFO Limit Status Interrupt Enable: Writing a "1" to this bit enables interrupt generation when the FIFO limit is within to 3 bits, writing a "0" to masks it.	R/W	0
D4	LCVIE_n	Line Code Violation Interrupt Enable: Writing a "1" to this bit enables Line Code Violation interrupt generation, writing a "0" masks it.	R/W	0
D3	NLCDIE_n	Network Loop-Code Detection Interrupt Enable: Writing a "1" to this bit enables Network Loop-code detection interrupt generation, writing a "0" masks it.	R/W	0
D2	AISDIE_n	AIS Interrupt Enable: Writing a "1" to this bit enables Alarm Indication Signal detection interrupt generation, writing a "0" masks it.	R/W	0
D1	RLOSIE_n	Receive Loss of Signal Interrupt Enable: Writing a "1" to this bit enables Loss of Receive Signal interrupt generation, writing a "0" masks it.	R/W	0
D0	QRPDIE_n	QRSS Pattern Detection Interrupt Enable: Writing a "1" to this bit enables QRSS pattern detection interrupt generation, writing a "0" masks it.	R/W	0



## TABLE 22: MICROPROCESSOR REGISTER #5, BIT DESCRIPTION

REGISTER ADDRESS 00000101 00010101 00110101 0010101 01000101 01100101 01110101 BIT #	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME	FUNCTION	Register Type	RESET VALUE
D7	Reserved		RO	0
D6	DMO_n	<b>Driver Monitor Output:</b> This bit is set to a "1" to indicate transmit driver failure is detected. The value of this bit is based on the current status of DMO for the corresponding channel. If the DMOIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D5	FLS_n	<b>FIFO Limit Status:</b> This bit is set to a "1" to indicate that the jitter attenuator read/write FIFO pointers are within +/- 3 bits. If the FLSIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D4	LCV_n	Line Code Violation: This bit is set to a "1" to indicate that the receiver of channel n is currently detecting a Line Code Violation or an excessive number of zeros in the B8ZS or HDB3 modes. If the LCVIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0



# OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

## TABLE 22: MICROPROCESSOR REGISTER #5, BIT DESCRIPTION

D3	NLCD_n	Network Loop-Code Detection:	RO	0
D3	NLCD_n	This bit operates differently in the Manual or the Automatic Network Loop-Code detection modes.  In the Manual Loop-Code detection mode, (NLCDE1 = "0" and NLCDE0 = "1" or NLCDE1 = "1" and NLCDE0 = "0") this bit gets set to "1" as soon as the Loop-Up ("00001") or Loop-Down ("001") code is detected in the receive data for longer than 5 seconds. The NLCD bit stays in the "1" state for as long as the chip detects the presence of the Loop-code in the receive data and it is reset to "0" as soon as it stops receiving it. In this mode, if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of the NLCD.  When the Automatic Loop-code detection mode, (NLCDE1	RO	0
		= "1" and NLCDE0 ="1") is initiated, the state of the NLCD interface bit is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up code. This bit is set to a "1" to indicate that the Network Loop Code is detected for more than 5 seconds. Simultaneously the Remote Loop-Back condition is automatically activated and the chip is programmed to monitor the receive data for the Network Loop Down code. The NLCD bit stays in the "1" state for as long as the Remote Loop-Back condition is in effect even if the chip stops receiving the Loop-Up code. Remote Loop-Back is removed if the chip detects the "001" pattern for longer than 5 seconds in the receive data. Detecting the "001" pattern also results in resetting the NLCD interface bit and initiating an interrupt provided the NLCD interrupt enable bit is active.  When programmed in Automatic detection mode, the NLCD interface bit stays "High" for the entire time the Remote Loop-Back is active and initiate an interrupt anytime the status of the NLCD bit changes. In this mode, the Host can monitor		
		the state of the NLCD bit to determine if the Remote Loop- Back is activated.		
D2	AISD_n	Alarm Indication Signal Detect: This bit is set to a "1" to indicate All Ones Signal is detected by the receiver. The value of this bit is based on the current status of Alarm Indication Signal detector of channel n. If the AISDIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D1	RLOS_n	Receive Loss of Signal: This bit is set to a "1" to indicate that the receive input signal is lost. The value of this bit is based on the current status of the receive input signal of channel n. If the RLOSIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D0	QRPD_n	Quasi-random Pattern Detection: This bit is set to a "1" to indicate the receiver is currently in synchronization with QRSS pattern. The value of this bit is based on the current status of Quasi-random pattern detector of channel n. If the QRPDIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0

## TABLE 23: MICROPROCESSOR REGISTER #6, BIT DESCRIPTION

REGISTER ADDRESS 00000110 00010110 00110110 00110110 01000110 01100110 01110110	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		RO	0
D6	DMOIS_n	Driver Monitor Output Interrupt Status: This bit is set to a "1" every time the DMO status has changed since last read.  Note: This bit is reset upon read.	RUR	0
D5	FLSIS_n	FIFO Limit Interrupt Status: This bit is set to a "1" every time when FIFO Limit (Read/Write pointer with +/- 3 bits apart) status has changed since last read.  Note: This bit is reset upon read.	RUR	0
D4	LCVIS_n	Line Code Violation Interrupt Status: This bit is set to a "1" every time when LCV status has changed since last read.  Note: This bit is reset upon read.	RUR	0
D3	NLCDIS_n	Network Loop-Code Detection Interrupt Status: This bit is set to a "1" every time when NLCD status has changed since last read.  Note: This bit is reset upon read.	RUR	0
D2	AISDIS_n	AIS Detection Interrupt Status: This bit is set to a "1" every time when AISD status has changed since last read.  Note: This bit is reset upon read.	RUR	0
D1	RLOSIS_n	Receive Loss of Signal Interrupt Status: This bit is set to a "1" every time RLOS status has changed since last read.  Note: This bit is reset upon read.	RUR	0
D0	QRPDIS_n	Quasi-Random Pattern Detection Interrupt Status: This bit is set to a "1" every time when QRPD status has changed since last read.  Note: This bit is reset upon read.	RUR	0



## TABLE 24: MICROPROCESSOR REGISTER #7, BIT DESCRIPTION

REGISTER ADDRESS 00000111 00010111 00100111 01100111 01100111 01110111	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	FUNCTION	REGISTER TYPE	RESET VALUE
D7	Reserved		RO	0
D6	Reserved		RO	0
D5	CLOS5_n	Cable Loss bit 5: CLOS[5:0]_n are the six bit receive selective equalizer setting which is also a binary word that represents the cable attenuation indication within ±1dB. CLOS5_n is the most significant bit (MSB) and CLOS0_n is the least significant bit (LSB).	RO	0
D4	CLOS4_n	Cable Loss bit 4: See description of D5 for function of this bit.	RO	0
D3	CLOS3_n	Cable Loss bit 3: See description of D5 for function of this bit.	RO	0
D2	CLOS2_n	Cable Loss bit 2: See description of D5 for function of this bit.	RO	0
D1	CLOS1_n	Cable Loss bit 1: See description of D5 for function of this bit.	RO	0
D0	CLOS0_n	Cable Loss bit 0: See description of D5 for function of this bit.	RO	0

TABLE 25: MICROPROCESSOR REGISTER #8, BIT DESCRIPTION

REGISTER ADDRESS 00001000 00011000 00101000 00101000 01011000 01101000 01111000 BIT #	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S1_n - B0S1_n	Arbitrary Transmit Pulse Shape, Segment 1:The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK.  This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the first time segment. B6S1_n-B0S1_n is in signed magnitude format with B6S1_n as the sign bit and B0S1_n as the least significant bit (LSB).	R/W	0

## TABLE 26: MICROPROCESSOR REGISTER #9, BIT DESCRIPTION

REGISTER ADDRESS 00001001 00011001 00101001 00101001 01011001 01101001 01111001 BIT #	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME	FUNCTION		RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S2_n - B0S2_n	Arbitrary Transmit Pulse Shape, Segment 2 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the second time segment. B6S2_n-B0S2_n is in signed magnitude format with B6S2_n as the sign bit and B0S2_n as the least significant bit (LSB).	R/W	0



## TABLE 27: MICROPROCESSOR REGISTER #10, BIT DESCRIPTION

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REGISTER ADDRESS 00001010 00011010 00101010 00111010 0101010 01101010 01111010 BIT #	CHANNEL_n CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME	FUNCTION		RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S3_n - B0S3_n	Arbitrary Transmit Pulse Shape, Segment 3 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the third time segment. B6S3_n-B0S3_n is in signed magnitude format with B6S3_n as the sign bit and B0S3_n as the least significant bit (LSB).	R/W	0

TABLE 28: MICROPROCESSOR REGISTER #11, BIT DESCRIPTION

REGISTER ADDRESS 00001011 00011011 00101011 00101011 0101101	CHANNEL_n CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME	FUNCTION		RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S4_n - B0S4_n	Arbitrary Transmit Pulse Shape, Segment 4 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the fourth time segment. B6S4_n-B0S4_n is in signed magnitude format with B6S4_n as the sign bit and B0S4_n as the least significant bit (LSB).	R/W	0

TABLE 29: MICROPROCESSOR REGISTER #12, BIT DESCRIPTION

REGISTER ADDRESS 00001100 00011100 00101100 00101100 01011100 011011	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME	Function		RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S5_n - B0S5_n	Arbitrary Transmit Pulse Shape, Segment 5 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the fifth time segment. B6S5_n-B0S5_n is in signed magnitude format with B6S5_n as the sign bit and B0S5_n as the least significant bit (LSB).	R/W	0

TABLE 30: MICROPROCESSOR REGISTER #13, BIT DESCRIPTION

REGISTER ADDRESS 00001101 00011101 00101101 00111101 01011101 011011	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S6_n - B0S6_n	Arbitrary Transmit Pulse Shape, Segment 6 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the sixth time segment. B6S6_n-B0S6_n is in signed magnitude format with B6S6_n as the sign bit and B0S6_n as the least significant bit (LSB).	R/W	0



## TABLE 31: MICROPROCESSOR REGISTER #14, BIT DESCRIPTION

REGISTER ADDRESS 00001110 00011110 00101110 00111110 01001110 011011	CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	FUNCTION		RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S7_n - B0S7_n	Arbitrary Transmit Pulse Shape, Segment 7 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the seventh time segment. B6S7_n-B0S7_n is in signed magnitude format with B6S7_n as the sign bit and B0S7_n as the least significant bit (LSB).	R/W	0

TABLE 32: MICROPROCESSOR REGISTER #15, BIT DESCRIPTION

REGISTER ADDRESS  00001111  00011111  00101111  01001111  011011	CHANNEL_n CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	Function		RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S8_n - B0S8_n	Arbitrary Transmit Pulse Shape, Segment 8 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the eighth time segment. B6S8_n-B0S8_n is in signed magnitude format with B6S8_n as the sign bit and B0S8_n as the least significant bit (LSB).	R/W	0

# WWW.DOCTAL J1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR



## TABLE 33: MICROPROCESSOR REGISTER #128, BIT DESCRIPTION

REGISTER ADDRESS 10000000 Bit #	NAME	Function	REGISTER TYPE	RESET VALUE
D7	SR/DR	Single-rail/Dual-rail Select: Writing a "1" to this bit configures all 8 channels in the XRT83VL38 to operate in the Single-rail mode.  Writing a "0" configures the XRT83VL38 to operate in Dual-rail mode.	R/W	0
D6	ATAOS	Automatic Transmit All Ones Upon RLOS: Writing a "1" to this bit enables the automatic transmission of All "Ones" data to the line for the channel that detects an RLOS condition. Writing a "0" disables this feature.	R/W	0
D5	RCLKE	Receive Clock Edge: Writing a "1" to this bit selects receive output data of all channels to be updated on the negative edge of RCLK.  Wring a "0" selects data to be updated on the positive edge of RCLK.	R/W	0
D4	TCLKE	Transmit Clock Edge: Writing a "0" to this bit selects transmit data at TPOS_n/TDATA_n and TNEG_n/CODES_n of all channels to be sampled on the falling edge of TCLK_n. Writing a "1" selects the rising edge of the TCLK_n for sampling.	R/W	0
D3	DATAP	<b>DATA Polarity:</b> Writing a "0" to this bit selects transmit input and receive output data of all channels to be active "High". Writing a "1" selects an active "Low" state.	R/W	0
D2	Reserved			0
D1	GIE	Global Interrupt Enable: Writing a "1" to this bit globally enables interrupt generation for all channels.  Writing a "0" disables interrupt generation.		0
D0	SRESET	Software Reset $\mu$ P Registers: Writing a "1" to this bit longer than 10 $\mu$ s initiates a device reset through the microprocessor interface. All internal circuits are placed in the reset state with this bit set to a "1" except the microprocessor register bits.	R/W	0


# EXAR Powering Connectivity\*

#### **CLOCK SELECT REGISTER**

The input clock source is used to generate all the necessary clock references internally to the LIU. The microprocessor timing is derived from a PLL output which is chosen by programming the Clock Select Bits and the Master Clock Rate in register 0x81h. Therefore, if the clock selection bits or the MCLRATE bit are being programmed, the frequency of the PLL output will be adjusted accordingly. During this adjustment, it is important to "Not" write to any other bit location within the same register while selecting the input/output clock frequency. For best results, register 0x81h can be broken down into two sub-registers with the MSB being bits D[7:3] and the LSB being bits D[2:0] as shown in Figure 25. Note: Bit D[7] is a reserved bit.

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

FIGURE 25. REGISTER 0x81H SUB REGISTERS



## **Programming Examples:**

Example 1: Changing bits D[7:3]

If bits D[7:3] are the only values within the register that will change in a WRITE process, the microprocessor only needs to initiate ONE write operation.

## Example 2: Changing bits D[2:0]

If bits D[2:0] are the only values within the register that will change in a WRITE process, the microprocessor only needs to initiate ONE write operation.

#### Example 3: Changing bits within the MSB and LSB

In this scenario, one must initiate TWO write operations such that the MSB and LSB do not change within ONE write cycle. It is recommended that the MSB and LSB be treated as two independent sub-registers. One can either change the clock selection (MSB) and then change bits D[2:0] (LSB) on the SECOND write, or viceversa. No order or sequence is necessary.

TABLE 34: MICROPROCESSOR REGISTER #129, BIT DESCRIPTION

REGISTER ADDRESS 10000001 BIT #	Name	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0



## TABLE 34: MICROPROCESSOR REGISTER #129, BIT DESCRIPTION

D6	CLKSEL2	Clock Select Inputs for Master Clock Synthesizer bit 2:								0
		ble frequ ter clock	In <b>Host</b> mode, CLKSEL[2:0] are input signals to a programmable frequency synthesizer that can be used to generate a master clock from an external accurate clock source according to the following table;							
		MCLKE1 kHz	MCLKT1 kHz	CLKSEL 2	CLKSEL1	CLKSEL0	MCLKRATE	CLKOUT kHz		
		2048	2048	0	0	0	0	2048		
		2048	2048	0	0	0	1	1544		
		2048	1544	0	0	0	0	2048		
		1544	1544	0	0	1	1	1544		
		1544	1544	0	0	1	0	2048		
		2048	1544	0	0	1	1	1544		
			er freque				als are ign he corresp			
D5	CLKSEL1	Clock Se See des	_	bit 1:	R/W	0				
D4	CLKSEL0	Clock Se See des	_	R/W	0					
D3	MCLKRATE	Master C The Mast	Master clock Rate Select: The state of this bit programs the Master Clock Synthesizer to generate the T1/J1 or E1 clock. The Master Clock Synthesizer will generate the E1 clock when MCLKRATE = "0", and the T1/J1 clock when MCLKRATE = "1".							0
D2	RXMUTE	outputs a any chan	Receive Output Mute: Writing a "1" to this bit, mutes receive outputs at RPOS/RDATA and RNEG/LCV pins to a "0" state for any channel that detects an RLOS condition.  Note: RCLK is not muted.							0
D1	EXLOS	zeros at t declared	<b>Extended LOS:</b> Writing a "1" to this bit extends the number of zeros at the receive input of each channel before RLOS is declared to 4096 bits. Writing a "0" reverts to the normal mode (175+75 bits for T1 and 32 bits for E1).							0
D0	ICT	output pi	In-Circuit-Testing: Writing a "1" to this bit configures all the output pins of the chip in high impedance mode for In-Circuit-Testing. Setting the ICT bit to "1" is equivalent to connecting the Hardware ICT pin 88 to ground.							0

## TABLE 35: MICROPROCESSOR REGISTER #130, BIT DESCRIPTION

REGISTER ADDRESS 10000010 Bit #	NAME	Function	REGISTER TYPE	RESET VALUE
D7	TXONCNTL	Transmit On Control: In Host mode, setting this bit to "1" transfers the control of the Transmit On/Off function to the TXON_n Hardware control pins.  Note: This provides a faster On/Off capability for redundancy application.	R/W	0



# OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

# TABLE 35: MICROPROCESSOR REGISTER #130, BIT DESCRIPTION

D6	TERCNTL	Termination Control.	R/W	0
		In <b>Host</b> mode, setting this bit to "1" transfers the control of the RXTSEL to the RXTSEL <b>Hardware</b> control pin. <b>Note:</b> This provides a faster On/Off capability for redundancy application.		
D5-D0		Reserved		

# TABLE 36: MICROPROCESSOR REGISTER #131, BIT DESCRIPTION

REGISTER ADDRESS 10000000 Bit #	Name			REGISTER TYPE	RESET VALUE				
D7	GAUGE1	This b	Gauge Selectit together with the tab	R/W	0				
			GAUGE1	GAU	GE0	Wire Size			
			0	0		22 and 24 Gauge			
			0	1		22 Gauge			
			1	0		24 Gauge			
			1	1		26 Gauge			
D6	GAUGE0	Wire (	Gauge Selectit D7.	tor Bit 0	):			R/W	0
D5	Reserved							R/W	0
D4	Reserved							R/W	0
D3	SL_1		Level Control of the slice			oit and bit D2 control thowing table.	e slic-	R/W	0
		S	L_1 :	SL_0		Slicer Mode			
			0	0	Norr	nal			
			0 1 Decrease by 5% from Normal						
			1 0 Increase by 5% from Normal						
		1 1 Normal							
D2	SL_0	Slicer	Slicer Level Control bit 0: See description bit D3.						0

# WWW.DOCTAL J1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

# TABLE 36: MICROPROCESSOR REGISTER #131, BIT DESCRIPTION

D1	EQG_1		Equalizer Gain Control bit 1: This bit together with bit D0 control the gain of the equalizer as shown in the table below.							
		EQG_1	EQG_1 EQG_0 Equalizer Gain							
		0	0	Normal						
		0	1	Reduce Gain by 1 dB						
		1	0	Reduce Gain by 3 dB						
		1	1	Normal						
D0	EQG_0	Equalizer Gain	Equalizer Gain Control bit 0: See description of bit D1							

### TABLE 37: MICROPROCESSOR REGISTER #192, BIT DESCRIPTION

REGISTER ADDRESS 11000000 Bit #	NAME	Function	REGISTER TYPE	RESET VALUE
D[7:1]	Reserved	These register bits are not used.	R/W	0
DO	E1Arben	E1 Arbitrary Pulse Enable This bit is used to enable the Arbitrary Pulse Generators for shaping the transmit pulse shape when E1 mode is selected. If this bit is set to "1", all 8 channels will be configured for the Arbitrary Mode. However, each channel is individually controlled by programming the channel registers 0xn8 through 0xnF, where n is the number of the channel.  "0" = Disabled (Normal E1 Pulse Shape ITU G.703)  "1" = Arbitrary Pulse Enabled	R/W	0

# www.DataSt**REV.1.0.0**0

# **ELECTRICAL CHARACTERISTICS**

TABLE 38: ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to + 150°C
Operating Temperature40°C to + 85°C
Supply Voltage0.5V to + 3.8V
V <sub>In</sub> 0.5V to + 5.5V
Maximum Junction Temperature125°C
Theta JA24°C/W
Theta JC10°C/W

TABLE 39: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, T <sub>A</sub> =25°C, UNLESS OTHERWISE SPECIFIED									
PARAMETER	SYMBOL	Min.	TYP.	Max.	Units				
Power Supply Voltage	VDD	3.13	3.3	3.46	V				
Input High Voltage	V <sub>IH</sub>	2.0	-	5.0	V				
Input Low Voltage	V <sub>IL</sub>	-0.5	-	0.8	V				
Output High Voltage @ IOH = 2.0mA	V <sub>OH</sub>	2.4	-	-	V				
Output Low Voltage @IOL = 2mA.	V <sub>OL</sub>	-	-	0.4	V				
Input Leakage Current (except Input pins with Pull-up or Pull- down resistor).	IL	-	-	±10	μА				
Input Capacitance	C <sub>I</sub>	-	5.0	-	pF				
Output Load Capacitance	C <sub>L</sub>	-	-	25	pF				

TABLE 40: XRT83VL38 POWER CONSUMPTION

	VDD=3.3V±5%, T <sub>A</sub> =25°C, unless otherwise specified										
Mode	SUPPLY	IMPEDANCE	TERMINATION	TRANSFORMER RATIO		TYP.	Max.	Unit	TEST		
MODE	VOLTAGE	IMI EDANCE	RESISTOR	RECEIVER	TRANSMITTER	••••	WAX.		Conditions		
E1	3.3V	75Ω	Internal	1:1	1:2	1.96	2.16	W	100% "1's"		
E1	3.3V	120Ω	Internal	1:1	1:2	1.85	2.04	W	100% "1's"		
T1	3.3V	100Ω	Internal	1:1	1:2	1.95	2.15	W	100% "1's"		
	3.3V		External			429	472	mW	All transmitters off		



TABLE 41: E1 RECEIVER ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, T <sub>A</sub> = -40° TO 85°C, UNLESS OTHERWISE SPECIFIED									
PARAMETER	MIN.	TYP.	Max.	Unit	TEST CONDITIONS				
Receiver loss of signal:					Cable attenuation @1024kHz				
Number of consecutive zeros before RLOS is set	10	175	255						
Input signal level at RLOS	15	20		dB	ITU-G.775, ETSI 300 233				
RLOS De-asserted	12.5			dB					
Receiver Sensitivity (Short Haul with cable loss)	11			dB	With nominal pulse amplitude of 3.0V for 120 $\Omega$ and 2.37V for 75 $\Omega$ application. With -18dB interference signal added.				
Receiver Sensitivity (Long Haul with cable loss) Nominal Extended	0		36 43	dB dB	With nominal pulse amplitude of 3.0V for $120\Omega$ and $2.37V$ for $75\Omega$ application. With -18dB interference signal added.				
Input Impedance		13		kΩ					
Input Jitter Tolerance: 1 Hz 10kHz-100kHz	37 0.2			Ulpp Ulpp	ITU G.823				
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	36	-0.5	kHz dB	ITU G.736				
Jitter Attenuator Corner Frequency (-3dB curve) (JABW=0) (JABW=1)	-	10 1.5	-	Hz Hz	ITU G.736				
<b>Return Loss:</b> 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	14 20 16	-	-	dB dB dB	ITU-G.703				



#### TABLE 42: T1 RECEIVER ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, T <sub>A</sub> =-40° TO 85°C, UNLESS OTHERWISE SPECIFIED									
PARAMETER	MIN.	TYP.	Max.	Unit	TEST CONDITIONS				
Receiver loss of signal:									
Number of consecutive zeros before RLOS is set	100	175	250						
Input signal level at RLOS	15	20	-	dB	Cable attenuation @772kHz				
RLOS Clear	12.5	-	-	% ones	ITU-G.775, ETSI 300 233				
Receiver Sensitivity (Short Haul with cable loss)	12	-		dB	With nominal pulse amplitude of 3.0V for $100\Omega$ termination				
Receiver Sensitivity (Long Haul with cable loss)	0	-	36	dB	With nominal pulse amplitude of 3.0V for 100 $\Omega$ termination				
Input Impedance		13	-	kΩ					
<b>Jitter Tolerance:</b> 1Hz 10kHz - 100kHz	138 0.4	-		Ulpp	AT&T Pub 62411				
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	9.8	- 0.1	KHz dB	TR-TSY-000499				
Jitter Attenuator Corner Frequency (-3dB curve)	-	6		-Hz	AT&T Pub 62411				
<b>Return Loss:</b> 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	- - -	20 25 25	- - -	dB dB dB					

TABLE 43: E1 TRANSMIT RETURN LOSS REQUIREMENT

FREQUENCY	RETURN LOSS						
I KEWOENOT	G.703/CH-PTT	ETS 300166					
51-102kHz	8dB	6dB					
102-2048kHz	14dB	8dB					
2048-3072kHz	10dB	8dB					



TABLE 44: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, T <sub>A</sub> =-40° TO 85°C, UNLESS OTHERWISE SPECIFIED									
PARAMETER	MIN.	TYP.	Max.	Unit	TEST CONDITIONS				
AMI Output Pulse Amplitude:					Transformer with 1:2 ratio and internal				
75 $\Omega$ Application	2.185	2.37	2.555	V	termination.				
120 $\Omega$ Application	2.76	3.00	3.24	V					
Output Pulse Width	224	244	264	ns					
Output Pulse Width Ratio	0.95	-	1.05	-	ITU-G.703				
Output Pulse Amplitude Ratio	0.95	-	1.05	-	ITU-G.703				
Jitter Added by the Transmitter Output	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.				
Output Return Loss:									
51kHz -102kHz	8	-	-	dB	ETSI 300 166, CHPTT				
102kHz-2048kHz	14	-	-	dB					
2048kHz-3072kHz	10	-	-	dB					

TABLE 45: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS

VDD=3.3V±	VDD=3.3V±5%, T <sub>A</sub> =-40° TO 85°C, UNLESS OTHERWISE SPECIFIED									
PARAMETER	MIN.	TYP.	Max.	Unit	TEST CONDITIONS					
AMI Output Pulse Amplitude:	2.5	3.0	3.50	V	Transformer with 1:2 ratio and and Internal Termination.					
Output Pulse Width	338	350	362	ns	ANSI T1.102					
Output Pulse Width Imbalance	-	-	20	-	ANSI T1.102					
Output Pulse Amplitude Imbalance	-	-	<u>+</u> 200	mV	ANSI T1.102					
Jitter Added by the Transmitter Output	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.					
Output Return Loss: 51kHz -102kHz 102kHz-2048kHz 2048kHz-3072kHz	- -	15 15 15	- - -	dB dB dB						



FIGURE 26. ITU G.703 PULSE TEMPLATE




TABLE 46: TRANSMIT PULSE MASK SPECIFICATION

Test Load Impedance	75Ω Resistive (Coax)	120 $\Omega$ Resistive (twisted Pair)	
Nominal Peak Voltage of a Mark	2.37V	3.0V	
Peak voltage of a Space (no Mark)	0 <u>+</u> 0.237V	0 <u>+</u> 0.3V	
Nominal Pulse width	244ns	244ns	
Ratio of Positive and Negative Pulses Imbalance	0.95 to 1.05	0.95 to 1.05	



FIGURE 27. DSX-1 PULSE TEMPLATE (NORMALIZED AMPLITUDE)




TABLE 47: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS

	MINIMUM CURVE	N	MAXIMUM CURVE
TIME (UI)	NORMALIZED AMPLITUDE	TIME (UI)	NORMALIZED AMPLITUDE
-0.77	05V	-0.77	.05V
-0.23	05V	-0.39	.05V
-0.23	0.5V	-0.27	.8V
-0.15	0.95V	-0.27	1.15V
0.0	0.95V	-0.12	1.15V
0.15	0.9V	0.0	1.05V
0.23	0.5V	0.27	1.05V
0.23	-0.45V	0.35	-0.07V
0.46	-0.45V	0.93	0.05V
0.66	-0.2V	1.16	0.05V
0.93	-0.05V		
1.16	-0.05V		



TABLE 48: AC ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, TA=25°C, UNLESS OTHERWISE SPECIFIED					
PARAMETER	SYMBOL	Min.	TYP.	Max.	Units
E1 MCLK Clock Frequency		-	2.048		MHz
T1 MCLK Clock Frequency		-	1.544		MHz
MCLK Clock Duty Cycle		40	-	60	%
MCLK Clock Tolerance		-	±50	-	ppm
TCLK Duty Cycle	T <sub>CDU</sub>	30	50	70	%
Transmit Data Setup Time	T <sub>SU</sub>	50	-	-	ns
Transmit Data Hold Time	T <sub>HO</sub>	30	-	-	ns
TCLK Rise Time(10%/90%)	TCLK <sub>R</sub>	-	-	40	ns
TCLK Fall Time(90%/10%)	TCLK <sub>F</sub>	-	-	40	ns
RCLK Duty Cycle	R <sub>CDU</sub>	45	50	55	%
Receive Data Setup Time	R <sub>SU</sub>	150	-	-	ns
Receive Data Hold Time	R <sub>HO</sub>	150	-	-	ns
RCLK to Data Delay	RDY	-	-	40	ns
RCLK Rise Time(10% to 90%) with 25pF Loading.	RCLK <sub>R</sub>	-	-	40	ns
RCLK Fall Time(90% to 10%) with 25pF Loading.	RCLK <sub>F</sub>			40	ns

FIGURE 28. TRANSMIT CLOCK AND INPUT DATA TIMING





FIGURE 29. RECEIVE CLOCK AND OUTPUT DATA TIMING




#### MICROPROCESSOR INTERFACE

The microprocessor interface can be <u>accessed</u> through a standard serial interface or a standard parallel microprocessor interface. The SER\_PAR pin is used to select between the two. By default, the chip is configured in the Parallel Microprocessor interace. For Serial communication, this pin must be pulled "High".

#### SERIAL MICROPROCESSOR INTERFACE BLOCK

The serial microprocessor uses a standard 3-pin serial port with  $\overline{CS}$ , SCLK, and SDI for programming the LIU. Optional pins such as SDO, INT, and RESET allow the ability to read back contents of the registers, monitor the LIU via an interrupt pin, and reset the LIU to its default configuration by pulling reset "Low" for more than  $10\mu S$ . A simplified block diagram of the Serial Microprocessor is shown in Figure 30.

FIGURE 30. SIMPLIFIED BLOCK DIAGRAM OF THE SERIAL MICROPROCESSOR INTERFACE




#### SERIAL TIMING INFORMATION

The serial port requires 24 bits of data applied to the SDI (Serial Data Input) pin. The Serial Microprocessor samples SDI on the rising edge of SCLK (Serial Clock Input). The data is not latched into the device until all 24 bits of serial data have been sampled. A timing diagram of the Serial Microprocessor is shown in Figure 31.

www.DataSi**REV.11.0.0**n

#### FIGURE 31. TIMING DIAGRAM FOR THE SERIAL MICROPROCESSOR INTERFACE



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

**Note:** For applications without a free running SCLK, a minimum of 1 SCLK pulse must be applied when  $\overline{\text{CS}}$  is "High", befrore pulling  $\overline{\text{CS}}$  "Low".

#### 24-BIT SERIAL DATA INPUT DESCRITPTION

The serial data input is sampled on the rising edge of SCLK. In readback mode, the serial data output is updated on the falling edge of SCLK. The serial data must be applied to the LIU LSB first. The 24 bits of serial data are described below.

#### ADDR[7:0] (SCLK1 - SCLK8)

The first 8 SCLK cycles are used to provide the address to which a Read or Write operation will occur. ADDR[0] (LSB) must be sent to the LIU first followed by ADDR[1] and so forth until all 8 address bits have been sampled by SCLK.

### R/W (SCLK9)

The next serial bit applied to the LIU informs the microprocessor that a Read or Write operation is desired. If the R/W bit is set to "0", the microprocessor is configured for a Write operation. If the R/W bit is set to "1", the microprocessor is configured for a Read operation.

#### **DUMMY BITS (SCLK10 - SCLK16)**

The next 7 SCLK cycles are used as dummy bits. Seven bits were chosen so that the serial interface can easily be divided into three 8-bit words to be compliant with standard serial interface devices. The state of these bits are ignored and can hold either "0" or "1" during both Read and Write operations.

#### DATA[7:0] (SCLK17 - SCLK24)

The next 8 SCLK cycles are used to provide the data to be written into the internal register chosen by the address bits. DATA[0] (LSB) must be sent to the LIU first followed by DATA[1] and so forth until all 8 data bits have been sampled by SCLK. Once 24 SCLK cycles have been completed, the LIU holds the data until  $\overline{CS}$  is pulled "High" whereby, the serial microprocessor latches the data into the selected internal register.

### 8-BIT SERIAL DATA OUTPUT DESCRIPTION

The serial data output is updated on the falling edge of SCLK17 - SCLK24 if R/W is set to "1". DATA[0] (LSB) is provided on SCLK17 to the SDO pin first followed by DATA[1] and so forth until all 8 data bits have been updated. The SDO pin allows the user to read the contents stored in individual registers by providing the desired address on the SDI pin during the Read cycle.



FIGURE 32. TIMING DIAGRAM FOR THE MICROPROCESSOR SERIAL INTERFACE




Table 49: Microprocessor Serial Interface Timings (  $T_A = 25^{\circ}C$ ,  $V_{DD} = 3.3V \pm 5\%$  and load = 10pF)

SYMBOL	PARAMETER	Min.	TYP.	Max	Units
t <sub>21</sub>	CS Low to Rising Edge of SCIk	5			ns
t <sub>22</sub>	SDI to Rising Edge of SCIk	5			ns
t <sub>23</sub>	SDI to Rising Edge of SCIk Hold Time	5			ns
t <sub>24</sub>	SCIk "Low" Time	20			ns
t <sub>25</sub>	SCIk "High" Time	20			ns
t <sub>26</sub>	SCIk Period	40			ns
t <sub>28</sub>	CS Inactive Time	40			ns
t <sub>29</sub>	Falling Edge of SCIk to SDO Valid Time			5	ns
t <sub>31</sub>	Rising edge of CS to High Z			5	ns

#### PARALLEL MICROPROCESSOR INTERFACE BLOCK

The Parallel Microprocessor Interface section supports communication between the local microprocessor ( $\mu P$ ) and the LIU. The XRT83VSH38 supports an Intel asynchronous interface and Motorola 68K asynchronous

www.DataSiREV.11.0.0

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR


interface. The microprocessor interface is selected by the state of the  $\mu$ PTS[2:1] input pins. Selecting the microprocessor interface is shown in Table 50.

TABLE 50: SELECTING THE MICROPROCESSOR INTERFACE MODE

μ <b>PTS[2:1]</b>	MICROPROCESSOR MODE
0h (00)	Intel 68HC11, 8051, 80C188 (Asynchronous)
1h (01)	Motorola 68K (Asynchronous)

The XRT83VSH38 uses multipurpose pins to configure the device appropriately. The local µP configures the LIU by writing data into specific addressable, on-chip Read/Write registers. The microprocessor interface provides the signals which are required for a general purpose microprocessor to read or write data into these registers. The microprocessor interface also supports polled and interrupt driven environments. A simplified block diagram of the microprocessor is shown in Figure 33.

FIGURE 33. SIMPLIFIED BLOCK DIAGRAM OF THE MICROPROCESSOR INTERFACE BLOCK



#### THE MICROPROCESSOR INTERFACE BLOCK SIGNALS

The LIU may be configured into different operating modes and have its performance monitored by software through a standard microprocessor using data, address and control signals. These interface signals are described below in Table 51, Table 52, and Table 53. The microprocessor interface can be configured to operate in Intel mode or Motorola mode. When the microprocessor interface is operating in Intel mode, some of the control signals function in a manner required by the Intel 80xx family of microprocessors. Likewise, when the microprocessor interface is operating in Motorola mode, then these control signals function in a manner as required by the Motorola microprocessors. (For using a Motorola 68K asynchronous processor, see Figure 35 and Table 55) Table 51 lists and describes those microprocessor interface signals whose role is constant across the two modes. Table 52 describes the role of some of these signals when the microprocessor interface is operating in the Intel mode. Likewise, Table 53 describes the role of these signals when the microprocessor interface is operating in the Motorola Power PC mode.

TABLE 51: XRT83VSH38 MICROPROCESSOR INTERFACE SIGNALS THAT EXHIBIT CONSTANT ROLES IN BOTH INTEL AND MOTOROLA MODES

PIN NAME	Түре	DESCRIPTION
μPTS[2:1]	I	Microprocessor Interface Mode Select Input pins  These two pins are used to specify the microprocessor interface mode. The relationship between the state of these two input pins, and the corresponding microprocessor mode is presented in Table 50.
DATA[7:0]	I/O	Bi-Directional Data Bus for register "Read" or "Write" Operations.
ADDR[7:0]	I	Eight-Bit Address Bus Inputs The XRT83VSH38 LIU microprocessor interface uses a direct address bus. This address bus is provided to permit the user to select an on-chip register for Read/Write access.
CS	I	Chip Select Input This active low signal selects the microprocessor interface of the XRT83VSH38 LIU and enables Read/Write operations with the on-chip register locations.

TABLE 52: INTEL MODE: MICROPROCESSOR INTERFACE SIGNALS

XRT83VSH38 PIN NAME	INTEL EQUIVALENT PIN	Түре	DESCRIPTION
ALE	ALE	I	<b>Address-Latch Enable:</b> This active high signal is used to latch the contents on the address bus ADDR[7:0]. The contents of the address bus are latched into the ADDR[7:0] inputs on the falling edge of ALE.
RD_DS	RD	I	<b>Read Signal:</b> This active low input functions as the read signal from the local $\mu P$ . When this pin is pulled "Low" (if CS is "Low") the LIU is informed that a read operation has been requested and begins the process of the read cycle.
WR_R/W	WR	I	Write Signal: This active low input functions as the write signal from the local $\mu P$ . When this pin is pulled "Low" (if $\overline{CS}$ is "Low") the LIU is informed that a write operation has been requested and begins the process of the write cycle.
RDY	RDY	0	<b>Ready Output:</b> This active low signal is provided by the LIU device. It indicates that the current read or write cycle is complete, and the LIU is waiting for the next command.

TABLE 53: MOTOROLA MODE: MICROPROCESSOR INTERFACE SIGNALS

XRT83VSH38 PIN NAME	Motorola Equivalent Pin	Түре	DESCRIPTION		
ALE	AS	I	<b>Address Strobe:</b> This active high signal is used to latch the contents on the address bus ADDR[7:0]. The contents of the address bus are latched into the ADDR[7:0] inputs on the falling edge of AS.		
WR_R/W	R/W	I	Read/Write: This input pin from the local $\mu P$ is used to inform the LIU whether a Read or Write operation has been requested. When this pin is pulled "High", DS will initiate a read operation. When this pin is pulled "Low", DS will initiate a write operation.		

www.DataSi**REV**11.0.0

#### OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

#### TABLE 53: MOTOROLA MODE: MICROPROCESSOR INTERFACE SIGNALS

XRT83VSH38 PIN NAME	MOTOROLA EQUIVALENT PIN	Түре	DESCRIPTION
RD_DS	DS		<b>Data Strobe:</b> This active low input functions as the read or write signal from the local $\mu P$ dependent on the state of R/W. When DS is pulled "Low" (If CS is "Low") the LIU begins the read or write operation.
RDY	DTACK	0	<b>Data Transfer Acknowledge:</b> This active low signal is provided by the LIU device. It indicates that the current read or write cycle is complete, and the LIU is waiting for the next command.

#### INTEL MODE PROGRAMMED I/O ACCESS (ASYNCHRONOUS)

If the LIU is interfaced to an Intel type  $\mu P$ , then it should be configured to operate in the Intel mode. Intel type Read and Write operations are described below.

#### **Intel Mode Read Cycle**

Whenever an Intel-type µP wishes to read the contents of a register, it should do the following.

- 1. Place the address of the target register on the address bus input pins ADDR[7:0].
- 2. While the μP is placing this address value on the address bus, the address decoding circuitry should assert the CS pin of the LIU, by toggling it "Low". This action enables further communication between the μP and the LIU microprocessor interface block.
- **3.** Toggle the ALE input pin "High". This step enables the address bus input drivers, within the microprocessor interface block of the LIU.
- **4.** The μP should then toggle the ALE pin "Low". This step causes the LIU to latch the contents of the address bus into its internal circuitry. At this point, the address of the register has now been selected.
- 5. Next, the  $\mu$ P should indicate that this current bus cycle is a Read operation by toggling the  $\overline{RD}$  input pin "Low". This action also enables the bi-directional data bus output drivers of the LIU.
- **6.** After the  $\mu P$  toggles the Read signal "Low", the LIU will toggle the  $\overline{RDY}$  output pin "Low". The LIU does this in order to inform the  $\mu P$  that the data is available to be read by the  $\mu P$ , and that it is ready for the next command.
- 7. After the  $\mu P$  detects the  $\overline{RDY}$  signal and has read the data, it can terminate the Read Cycle by toggling the  $\overline{RD}$  input pin "High".

**Note:** ALE can be tied "High" if this signal is not available.

#### The Intel Mode Write Cycle

Whenever an Intel type  $\mu P$  wishes to write a byte or word of data into a register within the LIU, it should do the following.

- 1. Place the address of the target register on the address bus input pins ADDR[7:0].
- 2. While the  $\mu P$  is placing this address value on the address bus, the address decoding circuitry should assert the  $\overline{CS}$  pin of the LIU, by toggling it "Low". This action enables further communication between the  $\mu P$  and the LIU microprocessor interface block.
- **3.** Toggle the ALE input pin "High". This step enables the address bus input drivers, within the microprocessor interface block of the LIU.
- **4.** The μP should then toggle the ALE pin "Low". This step causes the LIU to latch the contents of the address bus into its internal circuitry. At this point, the address of the register has now been selected.
- 5. The  $\mu$ P should then place the byte or word that it intends to write into the target register, on the bi-directional data bus DATA[7:0].
- **6.** Next, the  $\mu$ P should indicate that this current bus cycle is a Write operation by toggling the  $\overline{WR}$  input pin "Low". This action also enables the bi-directional data bus input drivers of the LIU.
- 7. After the µP toggles the Write signal "Low", the LIU will toggle the  $\overline{RDY}$  output pin "Low". The LIU does this in order to inform the µP that the data has been written into the internal register location, and that it is ready for the next command.

#### OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

**Note:** ALE can be tied "High" if this signal is not available.

The Intel Read and Write timing diagram is shown in Figure 34. The timing specifications are shown in Table 54.

FIGURE 34. INTEL µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS




TABLE 54: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS

SYMBOL	PARAMETER	Min	MAX	Units
t <sub>0</sub>	Valid Address to CS Falling Edge	0	-	ns
t <sub>1</sub>	CS Falling Edge to RD Assert	65	-	ns
t <sub>2</sub>	RD Assert to RDY Assert	-	90	ns
NA	RD Pulse Width (t <sub>2</sub> )	90	-	ns
t <sub>3</sub>	CS Falling Edge to WR Assert	65	-	ns
t <sub>4</sub>	WR Assert to RDY Assert	-	90	ns
NA	WR Pulse Width (t <sub>4</sub> )	90	-	ns

#### MOTOROLA MODE PROGRAMMED I/O ACCESS (ASYNCHRONOUS)

If the LIU is interfaced to a Motorola type  $\mu P$ , it should be configured to operate in the Motorola mode. Motorola type programmed I/O Read and Write operations are described below.

#### **Motorola Mode Read Cycle**

Whenever a Motorola type µP wishes to read the contents of a register, it should do the following.

- 1. Place the address of the target register on the address bus input pins ADDR[7:0].
- 2. While the  $\underline{\mu P}$  is placing this address value on the address bus, the address decoding circuitry should assert the  $\overline{CS}$  pin of the LIU, by toggling it "Low". This action enables further communication between the  $\underline{\mu P}$  and the LIU microprocessor interface block.
- 3. The  $\mu$ P should then toggle the AS pin "Low". This step causes the LIU to latch the contents of the address bus into its internal circuitry. At this point, the address of the register has now been selected.
- **4.** Next, the  $\mu$ P should indicate that this current bus cycle is a Read operation by pulling the R/W input pin "High".
- 5. Toggle the DS input pin "Low". This action enables the bi-directional data bus output drivers of the LIU.

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

- www.DataStREV.1.0.0
  - 6. After the µP toggles the DS signal "Low", the LIU will toggle the DTACK output pin "Low". The LIU does this in order to inform the  $\mu P$  that the data is available to be read by the  $\mu P$ , and that it is ready for the next command.
  - 7. After the µP detects the DTACK signal and has read the data, it can terminate the Read Cycle by toggling the DS input pin "High".

#### **Motorola Mode Write Cycle**

Whenever a motorola type µP wishes to write a byte or word of data into a register within the LIU, it should do the following.

- 1. Place the address of the target register on the address bus input pins ADDR[7:0].
- 2. While the uP is placing this address value on the address bus, the address decoding circuitry should assert the CS pin of the LIU, by toggling it "Low". This action enables further communication between the μP and the LIU microprocessor interface block.
- 3. The µP should then toggle the AS pin "Low". This step causes the LIU to latch the contents of the address bus into its internal circuitry. At this point, the address of the register has now been selected.
- 4. Next, the µP should indicate that this current bus cycle is a Write operation by pulling the R/W input pin "Low".
- 5. Toggle the DS input pin "Low". This action enables the bi-directional data bus output drivers of the LIU.
- 6. After the µP toggles the DS signal "Low", the LIU will toggle the DTACK output pin "Low". The LIU does this in order to inform the µP that the data has been written into the internal register location, and that it is ready for the next command.
- 7. After the µP detects the DTACK signal and has read the data, it can terminate the Read Cycle by toggling the DS input pin "High".

The Motorola Read and Write timing diagram is shown in Figure 35. The timing specifications are shown in Table 55.

**READ OPERATION** WRITE OPERATION

FIGURE 35. MOTOROLA 68K µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS

AS Valid Address ADDR[7:0] Valid Address CS Valid Data for Readback Data Available to Write Into the LIU DATA[7:0] RD DS WR R/W RDY\_DTACK

# XRT83VL38



# WWW.DOCTAL J1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR


REV. 1.0.0

### TABLE 55: MOTOROLA 68K MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS

SYMBOL	PARAMETER	Min	Max	Units
t <sub>0</sub>	Valid Address to CS Falling Edge	0	-	ns
t <sub>1</sub>	CS Falling Edge to DS (Pin RD_DS) Assert	65	-	ns
t <sub>2</sub>	DS Assert to DTACK Assert	-	90	ns
NA	DS Pulse Width (t <sub>2</sub> )	90	-	ns
t <sub>3</sub>	CS Falling Edge to AS (Pin ALE) Falling Edge	0	-	ns

#### **PACKAGE DIMENSIONS**

# 225 BALL PLASTIC BALL GRID ARRAY (BOTTOM VIEW) (19.0 X 19.0 X 1.0mm)



Note: The control dimension is in millimeter.

	INC	HES	MILLIM	ETERS
SYMBOL	MIN MAX		MIN	MAX
Α	0.049	0.096	1.24	2.45
A1	0.016	0.024	0.40	0.60
A2	0.013	0.024	0.32	0.60
А3	0.020	0.048	0.52	1.22
D	0.740	0.756	18.80	19.20
D1	0.669	BSC	17.00	BSC
D2	0.665	0.669	16.90	17.00
b	0.020	0.028	0.50	0.70
е	0.039	BSC	1.00	BSC



# WWW.DOCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.0

#### ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT83VL38IB	225 Ball BGA	-40°C to +85°C

#### **REVISIONS**

REVISION #	DATE	DESCRIPTION
1.0.0	4/09	First Release of the Released Datasheet

#### **NOTICE**

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2009 EXAR Corporation

Datasheet April 2009.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.