XS1-L02A-QF124 Datasheet

Document Number: X1189,



Table of Contents

1	Features 2
2	Pin Configuration
3	Signal Description
4	Block Diagram
5	Product Overview
6	DC and Switching Characteristics
7	Package Information
8	Ordering Information
9	Development Tools
10	Addendum: XMOS USB Interface
11	Device Errata
12	Associated Design Documentation 22
13	Related Documentation
14	Revision History

TO OUR VALUED CUSTOMERS

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit http://www.xmos.com/.

XMOS Ltd. is the owner or licensee of the information in this document and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.

1 Features

> Dual-Tile Multicore Microcontroller with Advanced Multi-Core RISC Architecture

- Up to 1000 MIPS shared between up to 16 real-time logical cores
- Each logical core has:
 - Guaranteed throughput of between 1/4 and 1/8 of tile MIPS
 - 16x32bit dedicated registers
- 159 high-density 16/32-bit instructions
 - All have single clock-cycle execution (except for divide)
 - $32x32 \rightarrow 64$ -bit MAC instructions for DSP, arithmetic and user-definable cryptographic functions

Programmable I/O

- 84 general-purpose I/O pins, configurable as input or output
- Port sampling rates of up to 60 MHz with respect to an external clock
- 64 channel ends for communication with other cores, on or off-chip

Memory

- 128KB internal single-cycle SRAM (max 64KB per tile) for code and data storage
- 16KB internal OTP (max 8KB per tile) for application boot code

JTAG Module for On-Chip Debug

Security Features

• Programming lock disables debug and prevents read-back of memory contents

-XM()S

• AES bootloader ensures secrecy of IP held on external flash memory

Ambient Temperature Range

- Commercial qualification: 0 °C to 70 °C
- Industrial qualification: -40 °C to 85 °C

Speed Grade

- 5: 500 MIPS
- 4: 400 MIPS

Power Consumption

- Active Mode
 - 400 mA at 500 MHz (typical)
 - 320 mA at 400 MHz (typical)
- Standby Mode
- 28 mA
- Sleep Mode
 - Programmable PCU module puts device into sleep mode
 - Wakeup on external signal or timeout

▶ 124-pin dual-row QFN package 0.5 mm pitch

2 Pin Configuration



-XMOS

3 Signal Description

Module	Signal	Function	Туре	Active	Properties
	PU=Pull	Up, PD=Pull Down, ST=Schmitt Trigger Input	, OT=Outp	ut Tristate	S=Switchable
		R_S =Required for SPI boot (§5.6), R_U =Req	uired for U	SB-enabled	devices (§10)
	GND	Digital ground	GND	—	
	VDD	Digital tile power	PWR	—	
	VDDIO	Digital I/O power	PWR	—	
	PLL_AGND	Analog ground for PLL	PWR	—	
Power	PLL_AVDD	Analog PLL power	PWR	—	
	PCU_VDD	PCU tile power	PWR	—	
	PCU_VDDIO	PCU I/O supply	PWR	—	
	OTP_VCC	OTP power supply	PWR	_	
	RST_N	Global reset input	Input	Low	
DLI	CLK	PLL reference clock	Input	—	PD, ST
r L L	MODE[4:0]	Boot mode select	Input	—	PU, ST
	TDI	Test data input	Input	_	PU, ST
	TDO	Test data output	Output	_	PD, OT
	TMS	Test mode select	Input	_	PU, ST
JIAG	TRST_N	Test reset input	Input	Low	
	ТСК	Test clock	Input	_	PU, ST
	DEBUG_N	Multi-chip debug	I/0	Low	PU
	PCU_WAKE	Wakeup reset	Input	_	PD, ST
PCU	PCU_GATE	Power control gate control	Output	_	ОТ
	PCU_CLK	Clock input	Input	_	PD, ST
	X0D00	P1A ⁰	I/0	_	PDs, Rs
	X0D01	XLA ⁴⁰ _{5b} P1B ⁰	I/O	—	PD _S , R _S
	X0D02	XLA ³⁰ _{5b} P4A ⁰ P8A ⁰ P16A ⁰ P32A ²⁰	I/0	—	PD _S , R _U
	X0D03	XLA ²⁰ _{5b} P4A ¹ P8A ¹ P16A ¹ P32A ²¹	I/O	—	PD _S , R _U
	X0D04	XLA ¹⁰ _{2b/5b} P4B ⁰ P8A ² P16A ² P32A ²²	I/0	_	PD _S , R _U
	X0D05	XLA ⁰⁰ _{2b/5b} P4B ¹ P8A ³ P16A ³ P32A ²³	I/O	—	PDs, Ru
	X0D06	XLA ⁰ⁱ _{2b/5b} P4B ² P8A ⁴ P16A ⁴ P32A ²⁴	I/O	—	PDs, Ru
	X0D07	XLA ¹ⁱ _{2b/5b} P4B ³ P8A ⁵ P16A ⁵ P32A ²⁵	I/0	—	PD _S , R _U
	X0D08	XLA ²ⁱ _{5b} P4A ² P8A ⁶ P16A ⁶ P32A ²⁶	I/0	—	PD _S , R _U
1110 0 1/0	X0D09	XLA ³ⁱ _{5b} P4A ³ P8A ⁷ P16A ⁷ P32A ²⁷	I/0	—	PD _S , R _U
	X0D10	XLA ⁴ⁱ _{5b} P1C ⁰	I/O	—	PD _S , R _S
	X0D11	P1D ⁰	I/O	—	PDs, Rs
	X0D12	P1 E ⁰	I/O	_	PDs, Ru
	X0D13	XLB ⁴⁰ _{5b} P1F ⁰	I/O	_	PD _S , R _U
	X0D14	XLB ³⁰ _{5b} P4C ⁰ P8B ⁰ P16A ⁸ P32A ²⁸	I/O	—	PD _S , R _U
	X0D15	XLB ²⁰ P4C ¹ P8B ¹ P16A ⁹ P32A ²⁹	I/O	_	PD _S , R _U
	X0D16	XLB ¹⁰ _{2b/5b} P4D ⁰ P8B ² P16A ¹⁰	I/O	_	PD _S , R _U
	X0D17	XLB ⁰⁰ _{2b/5b} P4D ¹ P8B ³ P16A ¹¹	I/O	_	PDs, Ru

(continued)

-XMOS°—

Module	Name	Function	Туре	Active	Properties
	X0D18	XLB ⁰ⁱ _{2b/5b} P4D ² P8B ⁴ P16A ¹²	I/O	_	PD _S , R _U
	X0D19	XLB ¹ⁱ _{2b/5b} P4D ³ P8B ⁵ P16A ¹³	I/O	-	PD _S , R _U
	X0D20	XLB ²ⁱ _{5b} P4C ² P8B ⁶ P16A ¹⁴ P32A ³⁰	I/O	-	PD _S , R _U
	X0D21	XLB ³ⁱ _{5b} P4C ³ P8B ⁷ P16A ¹⁵ P32A ³¹	I/O	-	PDs, Ru
	X0D22	XLB ⁴ⁱ _{5b} P1G ⁰	I/0	-	PD _S , R _U
	X0D23	P1H ⁰	I/O	—	PD _S , R _U
	X0D24	P11 ⁰	I/O	-	PDs
	X0D25	P1J ⁰	I/O	—	PDs
	X0D26	P4E ⁰ P8C ⁰ P16B ⁰	I/O	—	PD _S , R _U
	X0D27	P4E ¹ P8C ¹ P16B ¹	I/O	-	PDs, Ru
	X0D28	P4F ⁰ P8C ² P16B ²	I/0	-	PD _S , R _U
	X0D29	P4F ¹ P8C ³ P16B ³	I/O	—	PD _S , R _U
	X0D30	P4F ² P8C ⁴ P16B ⁴	I/O	-	PD _S , R _U
1110 0 1/0	X0D31	P4F ³ P8C ⁵ P16B ⁵	I/O	—	PD _S , R _U
	X0D32	P4E ² P8C ⁶ P16B ⁶	I/O	—	PD _S , R _U
	X0D33	P4E ³ P8C ⁷ P16B ⁷	I/O	-	PDs, Ru
	X0D34	P1K ⁰	I/0	-	PDs
	X0D35	P1L ⁰	I/0	-	PDs
	X0D36	P1M ⁰ P8D ⁰ P16B ⁸	I/0	-	PDs
	X0D37	P1N ⁰ P8D ¹ P16B ⁹	I/0	-	PD _S , R _U
	X0D38	P1O ⁰ P8D ² P16B ¹⁰	I/O	—	PD _S , R _U
	X0D39	P1P ⁰ P8D ³ P16B ¹¹	I/O	-	PDs, Ru
	X0D40	P8D ⁴ P16B ¹²	I/0	-	PD _S , R _U
	X0D41	P8D ⁵ P16B ¹³	I/0	-	PD _S , R _U
	X0D42	P8D ⁶ P16B ¹⁴	I/O	-	PD _S , R _U
	X0D43	P8D ⁷ P16B ¹⁵	I/0	-	PU _S , R _U
	X1D00	P1A ⁰	I/0	—	PDs
	X1D01	XLA ⁴⁰ _{5b} P1B ⁰	I/O	—	PDs
	X1D02	XLA ³⁰ _{5b} P4A ⁰ P8A ⁰ P16A ⁰ P32A ²⁰	I/0	—	PD _S , R _U
	X1D03	XLA ²⁰ _{5b} P4A ¹ P8A ¹ P16A ¹ P32A ²¹	I/0	—	PD _S , R _U
	X1D04	XLA ¹⁰ _{2b/5b} P4B ⁰ P8A ² P16A ² P32A ²²	I/0	—	PD _S , R _U
	X1D05	XLA ⁰⁰ _{2b/5b} P4B ¹ P8A ³ P16A ³ P32A ²³	I/0	—	PD _S , R _U
	X1D06	XLA ⁰ⁱ _{2b/5b} P4B ² P8A ⁴ P16A ⁴ P32A ²⁴	I/0	—	PDs, Ru
	X1D07	XLA ¹ⁱ _{2b/5b} P4B ³ P8A ⁵ P16A ⁵ P32A ²⁵	I/O	-	PDs, Ru
Tile 1 I/O	X1D08	XLA ²ⁱ _{5b} P4A ² P8A ⁶ P16A ⁶ P32A ²⁶	I/O	-	PD _S , R _U
	X1D09	XLA ³ⁱ _{5b} P4A ³ P8A ⁷ P16A ⁷ P32A ²⁷	I/O	-	PD _S , R _U
	X1D10	XLA ⁴ i P1C ⁰	I/O	-	PDs
	X1D11	P1D ⁰	I/O	-	PDs
	X1D12	PIE ⁰	I/O	-	PDs, Ru
	X1D13	XLB ⁴⁰ _{5b} P1F ⁰	I/O	-	PD _S , R _U
	X1D14	XLB ³⁰ _{5b} P4C ⁰ P8B ⁰ P16A ⁸ P32A ²⁸	I/O	-	PD _S , R _U
	X1D15	XLB ²⁰ _{5b} P4C ¹ P8B ¹ P16A ⁹ P32A ²⁹	I/O	-	PD _S , R _U
	X1D16	XLB ¹⁰ _{2b/5b} P4D ⁰ P8B ² P16A ¹⁰	I/0	-	PD _S , R _U
					(continued)

-XMOS[®]-

XS1-L02A-QF124 Datasheet

Module	Name	Function	Туре	Active	Properties
	X1D17	XLB ⁰⁰ _{2b/5b} P4D ¹ P8B ³ P16A ¹¹	I/0	—	PD _S , R _U
	X1D18	XLB ⁰ⁱ _{2b/5b} P4D ² P8B ⁴ P16A ¹²	I/O	-	PD _S , R _U
	X1D19	XLB ¹ⁱ _{2b/5b} P4D ³ P8B ⁵ P16A ¹³	I/O	_	PD _S , R _U
	X1D20	XLB ²ⁱ _{5b} P4C ² P8B ⁶ P16A ¹⁴ P32A ³⁰	I/O	_	PDs, Ru
	X1D21	XLB ³ⁱ _{5b} P4C ³ P8B ⁷ P16A ¹⁵ P32A ³¹	I/O	_	PDs, Ru
	X1D22	XLB ⁴ⁱ _{5b} P1G ⁰	I/O	-	PD _S , R _U
	X1D23	P1H ⁰	I/O	-	PD _S , R _U
	X1D24	P11 ⁰	I/O	—	PDs
	X1D25	P1J ⁰	I/O	_	PDs
	X1D26	P4E ⁰ P8C ⁰ P16B ⁰	I/O	_	PDs, Ru
	X1D27	P4E ¹ P8C ¹ P16B ¹	I/O	_	PDs, Ru
Tile 1 I/O	X1D28	P4F ⁰ P8C ² P16B ²	I/O	—	PD _S , R _U
	X1D29	P4F ¹ P8C ³ P16B ³	I/0	—	PD _S , R _U
	X1D30	P4F ² P8C ⁴ P16B ⁴	I/0	—	PD _S , R _U
	X1D31	P4F ³ P8C ⁵ P16B ⁵	I/O	_	PD _S , R _U
	X1D32	P4E ² P8C ⁶ P16B ⁶	I/O	_	PDs, Ru
	X1D33	P4E ³ P8C ⁷ P16B ⁷	I/0	_	PD _S , R _U
	X1D34	P1K ⁰	I/0	—	PDs
	X1D35	P1L ⁰	I/O	-	PDs
	X1D36	P1M ⁰ P8D ⁰ P16B ⁸	I/O	-	PDs
	X1D37	P1N ⁰ P8D ¹ P16B ⁹	I/O	_	PD _S , R _U
	X1D38	P1O ⁰ P8D ² P16B ¹⁰	I/O	-	PDs, Ru
	X1D39	P1P ⁰ P8D ³ P16B ¹¹	I/O		PD _S , R _U

-XMOS[®]-

6

Block Diagram 4



5 Product Overview

The XMOS XS1-L02A-QF124 is a powerful device that provides a simple design process and highly-flexible solution to many applications. The device consists of two xCORE Tiles, each comprising a flexible multicore microcontroller with tightly integrated I/O and on-chip memory. The processors run mutiple tasks simultaneously using logical cores, each of which is guaranteed a slice of processing power and can execute computational code, control software and I/O interfaces. Logical cores use channels to exchange data within a tile or across tiles. The tiles are connected via an integrated switch network, which uses a proprietary physical layer protocol, and which can also be used to add additional resources to a design. The I/O pins are driven using intelligent ports that can serialize data, interpret strobe signals and wait for scheduled times or events, making the device ideal for real-time control applications.

The device can be configured using a set of software components that are rapidly customized and composed. XMOS provides source code libraries for many standard components. The device can be programmed using high-level languages such as C/C++ and XMOS-originated extensions to C, called XC, that simplify the control over concurrency, I/O and time.

The XMOS toolchain includes compilers, a simulator, debugger and static timing analyzer. The combination of real-time software, a compiler and timing analyzer enables the programmer to close timings on components of the design without a detailed understanding of the hardware characteristics.

5.1 Logical cores, Synchronizers and Locks

Each xCORE Tile has up to eight active logical cores, which issue instructions down a shared four-stage pipeline. Instructions from the active cores are issued round-robin. If up to four logical cores are active, each core is allocated a quarter of the processing cycles. If more than four logical cores are active, each core is allocated at least 1/n cycles (for *n* cores). Figure 1 shows the guaranteed core performance depending on the number of cores used.

Figure 1: Core performance

Speed Grade		Minim	um MIF	PS per o	ore (fo	r n co	res)	
	1	2	3	4	5	6	7	8
400 MHz	100	100	100	100	80	67	57	50
500 MHz	125	125	125	125	100	83	71	63

There is no way that the performance of a logical core can be reduced below these predicted levels. Because cores may be delayed on I/O, however, their unused processing cycles can be taken by other cores. This means that for more than four logical cores, the performance of each core is often higher than the predicted minimum.

5.2 Channel Ends, Links and Switch

Logical cores communicate using point-to-point connections formed between two channel ends. Between tiles, channel communications are implemented over xConnect Links and routed through switches. The links operate in either 2bit/direction or 5bit/direction mode, depending on the amount of bandwidth required. Circuit switched, streaming and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between xCORE Tiles (up to 250 MBit/s), but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link.

Information on the supported routing topologies that can be used to connect multiple devices together can be found in the XS1-L Link Performance and Design Guide, X2999.

5.3 Ports and Clock Blocks

Ports provide an interface between the logical cores and I/O pins. All pins of a port provide either output or input. Signals in different directions cannot be mapped onto the same port.

The operation of each port is synchronized to a clock block. A clock block can be connected to an external clock input, or it can be run from the divided reference clock. A clock block can also output its signal to a pin. On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

The ports and links are multiplexed, allowing the pins to be configured for use by ports of different widths or links. If an xConnect Link is enabled, the pins of the underlying ports are disabled. If a port is enabled, it overrules ports with higher widths that share the same pins. The pins on the wider port that are not shared remain available for use when the narrower port is enabled. Ports always operate at their specified width, even if they share pins with another port.

5.4 Timers

Timers are 32-bit counters that are relative to the xCORE Tile reference clock. A timer is defined to tick every 10 ns. This value is derived from the reference clock, which is configured to tick at 100 MHz by default.

5.5 PLL

The PLL creates a high-speed clock that is used for the switch, tile, and reference clock. The PLL multiplication value is selected through the two MODE pins, and can be changed by software to speed up the tile or use less power. The MODE pins are set as shown in Figure 2:

Figure 2 also lists the values of OD, F and R, which are the registers that define the ratio of the tile frequency to the oscillator frequency:

$$F_{core} = F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \times \frac{1}{OD+1}$$

-XM()S

Oscillator

Frequency

13-20 MHz

20-48 MHz

48-100 MHz

5-13 MHz

MODE

1

0 0

1 1

1 0

0 1

0

Figure 2:
PLL multiplier
values and
MODE pins

OD, *F* and *R* must be chosen so that $0 \le R \le 63$, $0 \le F \le 4095$, $0 \le OD \le 7$, and $260MHz \le F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \le 1.3GHz$. The *OD*, *F*, and *R* values can be modified by writing to the digital node PLL configuration register.

Tile

Frequency

130-399.75 MHz

260-400.00 MHz

167-400.00 MHz

196-400.00 MHz

PLL Ratio

30.75

20

4

8.33

The MODE pins must be held at a static value until the third rising edge of the system clock following the deassertion of the system reset.

For 500 MHz parts, once booted, the PLL must be reprogrammed to provide this tile frequency. The XMOS tools perform this operation by default.

Further details on configuring the clock can be found in the XS1-L Clock Frequency Control document. X1433.

5.6 Boot ROM

The xCORE Tile boot procedure is illustrated in Figure 3. In normal usage, MODE[4:2] controls the boot source according to the table in Figure 4. If bit 5 of the security register (see $\S5.7.1$) is set, the device boots from OTP.



R

0

0

0

0

PLL settings F

122

119

49

23

OD

1

2

2

2

MODE[4]	MODE[3]	MODE[2]	Boot So	urce											
Х	0	0	None: D	evice wait	s to be booted via JTAG										
Х	0	1	Reserved	ł											
0	1	0	X0 boots	X0 boots from link B, X1 from channel end 0 via X0											
			X0 boots	from SPI	, X1 from channel end 0 via X0										
			Pin ^A	Signal	Description										
0	1	1	X0D00	MISO	Master In Slave Out										
0	1	1	X0D01	SS	Slave Select										
			X0D10	SCLK	Clock										
			X0D11	MOSI	Master Out Slave In										
1	1	0	X0 and X1 independently enable link B and internal links (E, F, G, H), and boot from channel end 0												
1	1	1	Both tiles boot from SPI independently												

Figure 4: Boot source pins

A The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. An SPI boot program can be burned into OTP and used at any time.

5.7 OTP

Each xCORE Tile integrates 8 KB one-time programmable (OTP) memory along with a security register that configures system wide security features. The OTP holds data in 2k rows x 32-bit configuration which can be used to implement secure bootloaders and store encryption keys. Data for the security register is loaded from the OTP on power up. All additional data in OTP is copied from the OTP to SRAM and executed first on the processor.

5.7.1 Security Register

The security register enables the following security features:

- ▶ Secure Boot: The xCORE Tile is forced to boot from address 0 of the OTP, allowing the xCORE Tile boot ROM to be bypassed (*see* §5.6). This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.
- **Disable JTAG**: The JTAG interface is disabled, making it impossible for the tile state or memory content to be accessed via the JTAG interface.
- Disable Link access: Other tiles are forbidden access to the processor state via the system switch.

Disabling both JTAG and Link access transforms an xCORE Tile into a "secure island" with other tiles free for non-secure user application code.

Disable Global Debug access: Disables access to the DEBUG_N pin.



OTP Master and Sector Lock: Further access to the OTP is prevented by setting the master lock. Locks can also be applied to each of the four OTP sectors individually.

These security features provide a strong level of protection and are sufficient for providing strong IP security.

5.8 SRAM

Each xCORE Tile integrates a single 64 KB SRAM bank for both instructions and data. All internal memory is 32 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one tile clock cycle. There is no dedicated external memory interface, although data memory can be expanded through appropriate use of the ports.

5.9 ITAG

The JTAG module can be used for loading programs, boundary scan testing, incircuit source-level debugging and programming the OTP memory.



JTAG chain

The JTAG chain structure is illustrated in Figure 5. Directly after reset, two TAP controllers are present in the JTAG chain for each xCORE Tile: the boundary scan TAP and the chip TAP. The boundary scan TAP is a standard 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. The chip TAP provides access into the xCORE Tile, switch and OTP for loading code and debugging.

The TRST_N pin must be asserted low during and after power up for 100 ns. If JTAG is not required, the TRST_N pin can be tied to ground to hold the JTAG module in reset.

The DEBUG_N pin is used to synchronize the debugging of multiple xCORE Tiles. This pin can operate in both output and input mode. In output mode and when configured to do so, DEBUG_N is driven low by the device when the processor hits a debug break point. Prior to this point the pin will be tri-stated. In input mode and when configured to do so, driving this pin low will put the xCORE Tile into debug mode. Software can set the behavior of the xCORE Tile based on this pin.

This pin should have an external pull up of $4K7\text{-}47K\,\Omega$ or left not connected in single core applications.

The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified in Figure 6.

Figure 6: IDCODE return value

Bit31 Device Identification Register Bit0																															
Version Part Number Manufacturer Identity 1											1																				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	0	0	0	1	1	0	0	1	1
	0 0 0 0 2 6 3 3																														

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 7. The OTP User ID field is read from bits [22:31] of the security register on xCORE Tile 0 (all zero on unprogrammed devices).

Figure 7: USERCODE return value

	Bit	31												ι	Jser	code	Re	giste	r											Bit0			
		OTP User ID								Unused				Silicon Revision																			
-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		0 0								()			ž	2			8	3			()			()			()		

5.10 PCU

The PCU can be used to isolate the core voltage of the device and reapply it under a controlled condition known as *sleep mode*. In sleep mode, all data in the SRAM is lost. The device recovers into functional mode under the control of an external PCU_WAKE signal or an internal timer.

If the PCU is not required, PCU_WAKE should be left unconnected, PCU_GATE should be left unconnected and PCU_CLK must be tied to CLK.

5.11 Power Supplies

The device has the following types of power supply pins:

- VDD pins for the xCORE Tile tile
- VDDIO pins for the I/O lines
- PLL_AVDD pins for the PLL
- PCU_VDD and PCU_VDDIO pins for the PCU
- OTP_VCC pins for the OTP

Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

The VDD supply must ramp from 0V to its final value within $10 \, \text{ms}$ to ensure correct startup.

The VDDIO supply must ramp to its final value before VDD reaches 0.4 V.

13

The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a 2.2Ω resistor and 100 nF multi-layer ceramic capacitor) is recommended on this pin.

The PCU_VDD supply must be connected to the VDD supply.

The PCU_VDDIO supply must be connected to the VDDIO supply.

The OTP_VCC supply should be connected to the VDDIO supply.

The following ground pins are provided:

PLL_AGND for PLL_AVDD

GND for all other supplies

All ground pins must be connected directly to the board ground.

-XM()S

The VDD and VDDIO supplies should be decoupled close to the chip by several 100 nF low inductance multi-layer ceramic capacitors between the supplies and GND (for example, 4x100nF 0402 low inductance MLCCs per supply rail). The ground side of the decoupling capacitors should have as short a path back to the GND pins as possible. A bulk decoupling capacitor of at least 10 uF should be placed on each of these supplies.

RST_N is an active-low asynchronous-assertion global reset signal. Following a reset, the PLL re-establishes lock after which the device boots up according to the boot mode (*see* §5.6). RST_N and must be asserted low during and after power up for 100 ns.

6 DC and Switching Characteristics

Symbol	Parameter	MIN	ТҮР	MAX	UNITS	Notes
VDD	Tile DC supply voltage	0.95	1.00	1.05	V	
VDDIO	I/O supply voltage	3.00	3.30	3.60	V	
PLL_AVDD	PLL analog supply	0.95	1.00	1.05	V	
PCU_VDD	PCU tile DC supply voltage	0.95	1.00	1.05	V	
PCU_VDDIO	PCU I/O DC supply voltage	3.00	3.30	3.60	V	
OTP_VCC	OTP supply voltage	3.00	3.30	3.60	V	
Cl	xCORE Tile I/O load capacitance			25	pF	
Та	Ambient operating temperature (Commercial)	0		70	°C	
	Ambient operating temperature (Industrial)	-40		85	°C	
Tj	Junction temperature			125	°C	
Tstg	Storage temperature	-65		150	°C	

6.1 Operating Conditions

Figure 8: Operating conditions

6.2 DC Characteristics

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
V(IH)	Input high voltage	2.00		3.60	V	А
V(IL)	Input low voltage	-0.30		0.70	V	А
V(OH)	Output high voltage	2.70			V	B, C
V(OL)	Output low voltage			0.60	V	B, C
R(PU)	Pull-up resistance		35K		Ω	D
R(PD)	Pull-down resistance		35K		Ω	D

Figure 9: DC characteristics

A All pins except power supply pins.

B Ports 1A, 1D, 1E, 1H, 1I, 1J, 1K and 1L are nominal 8 mA drivers, the remainder of the general-purpose I/Os are 4 mA.

C Measured with 4 mA drivers sourcing 4 mA, 8 mA drivers sourcing 8 mA.

D Used to guarantee logic state for an I/O when high impedance. The internal pull-ups/pull-downs should not be used to pull external circuitry.

6.3 ESD Stress Voltage

Figure 10 ESD stress voltage

0:	Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
SS	HBM	Human body model	-2.00		2.00	KV	
je	MM	Machine model	-200		200	V	

-XMOS

6.4 Reset Timing

Figure 11: Reset timing

Symbol	Parameters	MIN	ТҮР	MAX	UNITS	Notes
T(RST)	Reset pulse width	5			us	
T(INIT)	Initialization time			150	μs	А

A Shows the time taken to start booting after RST_N has gone high.

6.5 Power Consumption

Symbol	Parameter	MIN	ТҮР	MAX	UNITS	Notes
I(DDCQ)	Quiescent VDD current		28		mA	A, B, C
PD	Tile power dissipation		450		µW/MIPS	A, D, E, F
IDD	Active VDD current (Speed Grade 4)		320	600	mA	A, G
	Active VDD current (Speed Grade 5)		400	600	mA	А, Н
I(ADDPLL)	PLL_AVDD current			14	mA	Ι

Figure 12: xCORE Tile currents

A Use for budgetary purposes only.

B Assumes typical tile and I/O voltages with no switching activity.

C Includes PLL current.

D Assumes typical tile and I/O voltages with nominal switching activity.

E Assumes 1 MHz = 1 MIPS.

F PD(TYP) value is the usage power consumption under typical operating conditions.

-XM()S

G Measurement conditions: VDD = 1.0 V, VDDIO = 3.3 V, 25 °C, 400 MHz, average device resource usage.

H Measurement conditions: VDD = 1.0 V, VDDIO = 3.3 V, 25 °C, 500 MHz, average device resource usage.

I PLL_AVDD = 1.0 V



The tile power consumption of the device is highly application dependent and should be used for budgetary purposes only.

More detailed power analysis can be found in the XS1-L Power Consumption document, X2999.

6.6 Clock

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
f	Frequency	4.22	20	100	MHz	
SR	Slew rate				V/ns	
TJ(LT)	Long term jitter (pk-pk)			2	%	A
f(MAX)	Processor clock frequency (Speed Grade 4)			400	MHz	В
	Processor clock frequency (Speed Grade 5)			500	MHz	В

Figure 13: Clock

A Percentage of CLK period.

B Assumes typical tile and I/O voltages with nominal activity.

Further details can be found in the XS1-L Clock Frequency Control document, X1433.

6.7 xCORE Tile I/O AC Characteristics

	Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
<u> </u>	T(XOVALID)	Input data valid window	8			ns	
Figure 14:	T(XOINVALID)	Output data invalid window	9			ns	
acteristics	T(XIFMAX)	Rate at which data can be sampled with respect to an external clock			60	MHz	

The input valid window parameter relates to the capability of the device to capture data input to the chip with respect to an external clock source. It is calculated as the sum of the input setup time and input hold time with respect to the external clock as measured at the pins. The output invalid window specifies the time for which an output is invalid with respect to the external clock. Note that these parameters are specified as a window rather than absolute numbers since the device provides functionality to delay the incoming clock with respect to the incoming data.

Information on interfacing to high-speed synchronous interfaces can be found in the XS1 Port I/O Timing document, X5821.

6.8	xConnect	Link	Performance
------------	----------	------	-------------

	Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
_	B(2blinkP)	2b link bandwidth (packetized)			87	MBit/s	А, В
5:	B(5blinkP)	5b link bandwidth (packetized)			217	MBit/s	А, В
nk	B(2blinkS)	2b link bandwidth (streaming)			100	MBit/s	В
ce	B(5blinkS)	5b link bandwidth (streaming)			250	MBit/s	В

XMOS

A Assumes 32-byte packet in 3-byte header mode. Actual performance depends on size of the header and payload.

B 7.5 ns symbol time.



The asynchronous nature of links means that the relative phasing of CLK clocks is not important in a multi-clock system, providing each meets the required stability criteria.

Symbo	Parameter	MIN	ТҮР	MAX	UNITS	Notes
f(TCK_I) TCK frequency (debug)			18	MHz	
f(TCK_E	TCK frequency (boundary scan)			10	MHz	
T(SETU) TDO to TCK setup time	5			ns	А
T(HOLD	TDO to TCK hold time	5			ns	А
T(DELA) TCK to output delay			15	ns	В

6.9 JTAG Timing

Figure 16: JTAG timing

A Timing applies to TMS and TDI inputs.

B Timing applies to TDO output from negative edge of TCK.

All JTAG operations are synchronous to TCK apart from the global asynchronous reset TRST_N.

-XMOS°

Package Information 7



-XMOS

e1

L

L1

ZD

ZE

0.75 BSC

0.25 0.30 0.35

0.10 BSC

1.25 BSC

0.25 BSC

7.1 Part Marking



8 Ordering Information

	i i ouuce co
	XS1-L02A-C
Figure 18:	XS1-L02A-C
Orderable	XS1-L02A-C
part numbers	XS1-L02A-C

Product Code	Marking	Qualification	Speed Grade
XS1-L02A-QF124-C4	MCYYWWL2	Commercial	400 MHz
XS1-L02A-QF124-C5	MCYYWWL2 C5	Commercial	500 MHz
XS1-L02A-QF124-I4	MCYYWWL2 I4	Industrial	400 MHz
XS1-L02A-QF124-I5	MCYYWWL2 I5	Industrial	500 MHz
XS1-L02A-QF124-C5-THS *	MCYYWWL2 TH5	Commercial	500 MHz

* MOQ and signed license agreement with XMOS required for access to Thesycon USB Audio Class 2.0 Production Driver (XS1-L2 Windows).

9 Development Tools

XMOS provides a comprehensive suite of development tools. Source files, timing scripts and a board design file are input to the compiler toolchain which produces a binary executable. This executable file can be simulated, loaded onto the device and debugged over JTAG, programmed into flash memory on the board or written to OTP memory on the device. The tools can also encrypt the flash image and write the decrpytion key securely to OTP memory.

The tools can be driven from either a graphical development environment or the command line and are supported on Windows, Linux and MacOS X. The tools are available at no cost from xmos.com/downloads. Information on using the tools is provided in a separate user guide, X1013.

 $\times M()S$

10 Addendum: XMOS USB Interface

XMOS provides a low-level USB interface for connecting the device to a USB transceiver using the UTMI+ Low Pin Interface (ULPI). The ULPI signals must be connected to the pins named in Figure 19. Note also that some ports on the same tile are used internally and are not available for use when the USB driver is active (they are available otherwise).

Pin	Signal
X <i>n</i> D02	
X <i>n</i> D03	
X <i>n</i> D04	
X <i>n</i> D05	Unavailable
X <i>n</i> D06	active
X <i>n</i> D07	
X <i>n</i> D08	
X <i>n</i> D09	

Pin	Signal
X <i>n</i> D12	ULPI_STP
X <i>n</i> D13	ULPI_NXT
X <i>n</i> D14	ULPI_DATA[0]
X <i>n</i> D15	ULPI_DATA[1]
X <i>n</i> D16	ULPI_DATA[2]
X <i>n</i> D17	ULPI_DATA[3]
X <i>n</i> D18	ULPI_DATA[4]
X <i>n</i> D19	ULPI_DATA[5]
X <i>n</i> D20	ULPI_DATA[6]
X <i>n</i> D21	ULPI_DATA[7]
X <i>n</i> D22	ULPI_DIR
X <i>n</i> D23	ULPI_CLK

Pin	Signal
X <i>n</i> D26	
X <i>n</i> D27	
X <i>n</i> D28	
X <i>n</i> D29	Unavailable
X <i>n</i> D30	active
X <i>n</i> D31	
X <i>n</i> D32	
X <i>n</i> D33	

X <i>n</i> D37	
X <i>n</i> D38	
X <i>n</i> D39	Unavailable
X <i>n</i> D40	when USB
X <i>n</i> D41	active
X <i>n</i> D42	
X <i>n</i> D43	

Figure 19: ULPI signals provided by the XMOS USB driver

11 Device Errata

This section describes minor operational differences from the data sheet and recommended workarounds. As device and documentation issues become known, this section will be updated the document revised.

To guarantee a logic low is seen on the pins RST_N, DEBUG_N, MODE[4:0], TRST_N, TMS, TCK and TDI, the driving circuit should present an impedance of less than 100Ω to ground. Usually this is not a problem for CMOS drivers driving single inputs. If one or more of these inputs are placed in parallel, however, additional logic buffers may be required to guarantee correct operation.

For static inputs tied high or low, the relevant input pin should be tied directly to GND or VDDIO.

-XM()S



12 Associated Design Documentation

Document Title	Information	Document Number
XS1-L Hardware Design Checklist	Board design checklist	X6277
Device Package User Guide	Land pattern, solder paste, ground recommendations	X4979
Estimating Power Consumption For XS1-L Devices	Power consumption	X4271
Programming XC on XMOS Devices	Timers, ports, clocks, cores and channels	X9577
XMOS Tools User Guide	Compilers, assembler and linker/mapper	X1013
	Timing analyzer and debugger	
	Flash and OTP programming utilities	

► Example schematic diagrams detailing minimal system configurations are available from http://www.xmos.com/support/silicon.

13 Related Documentation

Document Title	Information	Document Number
The XMOS XS1 Architecture	ISA manual	X7879
XS1 Port I/O Timing	Port timings	X5821
XS1-L System Specification	Link, switch and system information	X2725
XS1-L Link Performance and Design Guidelines	Link timings	X2999
XS1-L Clock Frequency Control	Advanced clock control	X1433
XS1-L Active Power Conservation	Low-power mode during idle	X5512

-XMOS"-

14 Revision History

The page numbers in this section refer to this document.

Rev. X1189L-10/12

- 1. Renamed XCore to xCORE Tile, and Thread to Core.
- 2. Instruction description updated page 2.
- 3. Updated PL section page 9.

Rev. X1189K-05/12-B

1. Block diagram updated: pins listed sequentially, 4-bit ports updated - page 7.

Rev. X1189J-05/12

- 1. Input voltage use for 1-bit ports updated footnote on page 15.
- 2. Pull up/down information updated for JTAG/MODE pins on page 4.
- 3. Updated use of TRST_N on page 12.
- 4. Clarified tables of pins used by USB Interface on page 20.
- 5. OTP section updated and moved before SRAM on page 12.

Rev. X1189I-03/12

1. Removed "Volatile" from Memory description on page 2.

Rev. X1189H-05/11

1. Changed XMOS Link references to XLA format in Signal Description on page 4.

Rev. X1189G-01/11

- 1. Replaced "Port Pin Table" with "Signal Description" on page 4.
- 2. Updated "ULPI" on page 20 with set of disabled signals.
- 3. Removed "Device Configuration".
- 4. Added "Associated Design Documentation" on page 22.
- 5. Renamed OTP_VDDIO to OTP_VCC.
- 6. Renamed DEBUG to DEBUG_N.
- 7. Updated Figure 12 on page 16 by adding max value for IDD.
- 8. Removed Preliminary designation for all characterization data.

Rev. X1189F-06/10

- 1. Updated "Errata" on page 21 to correct pin A35.
- 2. Updated "USB ULPI Mode" on page 20 to correct pin A23.

Rev. X1189E-05/10

- 1. Added "USB ULPI Mode" on page 20.
- 2. Added C5, I4 and I5 parts.

-XM()S

Rev. X1189D-03/10

- 1. Added "Power Supply Sequencing".
- 2. Added Figure 4 on page 11.
- 3. Changed from 'Preliminary' to 'Release'.
- 4. Editorial updates.

Rev. X1189C-01/10-B

- 1. Added "Precedence" on page 9.
- 2. Added "Power Control Unit" on page 13.
- 3. Added "SPI Interface' on page 11.

Rev. X1189B-01/10

- 1. Added "Package Marking" on page 20.
- 2. Updated "Miscellaneous Control Signals".
- 3. Added ring position to pin table.

Rev. X1189A-12/09

1. Initial revision.



Copyright © 2012, All Rights Reserved.

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.