

**XTR60010** High Temperature Crystal Oscillator Driver

Rev 3 – August 2021 (DS-00228-12)



PRODUCTION







## FEATURES

- Supply voltage from 2.5V to 5.5V.
- Operational beyond the -60°C to +230°C temperature range.
- Monolithic crystal oscillator driver controller.
- Operational from 32kHz to 25MHz.
- Automatically adapts to used crystal.
- Integrated capacitors for reduced Bill-of-Material
- Selectable low-power mode.
- Selectable 1/128 prescaler.
- Programmable Freq/1, Freq/2, Freq/4, Freq/8 divider.
- Stand-by functionality with output buffer in High-Z state.
- Separate oscillator and buffer supply pins for low-noise operation.
- Latch-up free.
- Ruggedized SMT and thru-hole packages.
- Also available as bare die.

# APPLICATIONS

- Reliability-critical, Automotive, Aeronautics & Aerospace, Downhole.
- Crystal oscillators, clock generation, time-base generator, precision timing.

### DESCRIPTION

XTR60010 is a family of small footprint high-temperature, extended lifetime crystal oscillator drivers offering extended functional features and designed for extreme reliability applications such as crystal oscillators, clock and time-base generators. Being able to operate from supply voltages from 2.5V to 5.5V, the XTR60010 crystal oscillator driver can operate with crystals from 32kHz to 25MHz.


Functionality features include selectable prescaler (1/128), programmable frequency divider (1/2/4/8), operation in low-power mode for low frequency crystals, integrated capacitors for crystal loading and stand-by mode which stops oscillations and sets the output buffer to the high-Z state. Using the internal prescaler and frequency divider, division factors from 1 to 1024 can be obtained. The internal crystal driver has automatic gain control to be able to accommodate to the used crystal, with no intervention needed from the customer, as required by some competing products.

Special design techniques were used allowing the XTR60010 parts to offer a precise, robust and reliable operation in critical applications. Full functionality is guaranteed from -60°C to +230°C, though operation well below and above this temperature range is achieved.

XTR60010 family parts have been designed to reduce system cost and ease adoption by reducing the learning curve and providing smart and easy to use features.

Parts from the XTR60010 family are available in ruggedized SMT and thru-hole packages. Parts are also available as bare dies.

#### PRODUCT HIGHLIGHT



CONFIDENTIAL



ORDERING INFORMATION
----------------------

x
<b>↓</b>
Source:
X = X-REL Semi

✔
Process:
TR = HiTemp, HiRel

TR

60 ↓ Part family 010 ↓ Part number


Product Reference	Temperature Range	Package	Pin Count	Marking
XTR60010-BD	-60°C to +230°C	Bare Die		
XTR60011-D	-60°C to +230°C	Ceramic side brazed DIP	16	XTR60011
XTR60012-D	-60°C to +230°C	Ceramic side brazed DIP	8	XTR60012


#### ABSOLUTE MAXIMUM RATINGS

-0.5 to 6.0V	
-0.5 to 6.0V	
0.5V	
0.5V	
-70°C to +230°C	
-70°C to +300°C	
2kV HBM MIL-STD-883	
	-0.5 to 6.0V 0.5V 0.5V -70°C to +230°C -70°C to +300°C


**Caution:** Stresses beyond those listed in "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. These are stress ratings only and functionality of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to "ABSOLUTE MAXIMUM RATINGS" conditions for extended periods may permanently affect device reliability.







#### **BLOCK DIAGRAM**



Arrows aside pin names indicate whether the input is internally pulled up or down.



### PADS DESCRIPTION

	XTR60011				
Pin Number	Name	Description			
1	/PrsSelect	Selects prescaler division (128) when driven LOW.			
2	/DIV_1	MSB of internal programmable divider. Negative logic. See Function Table.			
3	/DIV_0	LSB of internal programmable divider. Negative logic. See Function Table.			
4	/LPMode	Sets low-power operation mode when driven LOW.			
5	/StdBy	Sets stand-by mode (oscillation stopped and high impedance output) when driven LOW.			
6	X1	Input of crystal driver. It can also be used as input of an external clock.			
7	C1_10	Top plate of a ground referenced, internal 10pF capacitor. To be used as crystal load.			
8	C1_20	Top plate of a ground referenced, internal 20pF capacitor. To be used as crystal load.			
9	C2_20	Top plate of a ground referenced, internal 20pF capacitor. To be used as crystal load.			
10	C2_10	Top plate of a ground referenced, internal 10pF capacitor. To be used as crystal load.			
11	X2	Output of crystal driver.			
12	GNDA	Analog ground.			
13	GNDD	Digital and output buffer ground.			
14	OUT	Oscillator output.			
15	VDDD	Digital and output buffer supply voltage.			
16	VDDA	Analog supply voltage.			

	XTR60012				
Pin Number	Name	Description			
1	/DIV_0	Controls internal programmable divider. Divides by 2 when driven LOW.			
2	/LPMode	s low-power operation mode when driven LOW.			
3	/StdBy	ets stand-by mode (oscillation stopped and high impedance output) when driven LOW.			
4	X1	Input of crystal driver. It can also be used as input of an external clock.			
5	X2	Output of crystal driver.			
6	GND	Ground.			
7	OUT	Oscillator output.			
8	VDD	Supply voltage.			

# FUNCTION TABLE

/StdBy	/PrsSelect	/DIV_1	/DIV_0	Division Factor	OUT
0 (osc. stopped)	Х	Х	Х	Х	High Z
1	1	1	1	1	Freq
1	1	1	0	2	Freq/2
1	1	0	1	4	Freq/4
1	1	0	0	8	Freq/8
1	0	1	1	128	Freq/128
1	0	1	0	256	Freq/256
1	0	0	1	512	Freq/512
1	0	0	0	1024	Freq/1024



### **RECOMMENDED OPERATING CONDITIONS**

Parameter	Min	Тур	Max	Units
Supply voltage Vdda, Vddd <sup>1</sup>	2.5 <sup>2</sup>		5.5	V
Voltage on X1, X2, C1_xx and C2_xx to GNDA	0		V <sub>DDA</sub>	V
Voltage on /DIV_0, /DIV_1, /PrsSelect, /LPMode, /StdBy to GNDD	0		Vddd	V
Crystal Frequencies Fo	0.03 <sup>3</sup>		25	MHz
Junction Temperature <sup>4</sup> Tj	-60		230	°C

<sup>1</sup> VDDA and VDDD must be the same voltage.

<sup>2</sup> For operation frequencies above 20MHz, minimum supply voltage is 2.8V, depending on the used crystal.

<sup>3</sup> For operation frequencies below 1MHz, /LPMode must be LOW.

<sup>4</sup> Operation beyond the specified temperature range is achieved.

# ELECTRICAL SPECIFICATIONS

Unless otherwise stated, specification applies for V\_DDA=V\_DDD=5V, -60°C<T\_j<230°C.

Parameter	Condition	Min	Тур	Max	Units
Supply Current					
Analog stand-by supply current IvpDASB	/StdBy=0V. No switching. T <sub>c</sub> =-60°C T <sub>c</sub> =85°C		33 47	50 70	μА
IVDDASB	Tc=230°C		60	100	
Digital stand-by supply current <b>Іvорозв</b>	/StdBy=0V. No switching. Tc=85°C Tc=230°C		0.001 3.5	0.02 10	μА
Analog dynamic supply current IVDDA	VDDA=VDDD=2.5V, F <sub>0</sub> <1MHz, /LPMode=0 T <sub>c</sub> =-60°C T <sub>c</sub> =85°C T <sub>c</sub> =230°C VDDA=VDDD=2.5V, F <sub>0</sub> =1MHz, /LPMode=1		0.16 0.26 0.33	0.25 0.40 0.50	
	Tc=-60°C Tc=85°C Tc=230°C VDDA=VDDD=2.5V, Fo=20MHz, /LPMode=1		0.33 0.56 0.82	0.50 0.90 1.2	_
	$T_c=-60^{\circ}C$ $T_c=85^{\circ}C$ $T_c=230^{\circ}C$		0.33 0.58 0.88	0.50 0.90 1.3	
	VDDA=VDDD=5.5V, F <sub>o</sub> <1MHz, /LPMode=0 T <sub>c</sub> =-60°C T <sub>c</sub> =85°C T <sub>c</sub> =230°C		0.48 0.53 0.61	0.75 0.80 0.9	mA
	VDDA=VDDD=5.5V, F <sub>o</sub> =1MHz, /LPMode=1 T <sub>c</sub> =-60°C T <sub>c</sub> =85°C T <sub>c</sub> =230°C		1.70 1.85 1.90	2.50 2.7 2.80	
	VDDA=VDDD=5.5V, F <sub>0</sub> =20MHz, /LPMode=1 T <sub>c</sub> =-60°C T <sub>c</sub> =85°C T <sub>c</sub> =230°C		1.68 1.69 1.76	2.50 2.6 2.60	
Power dissipation capacitance <b>C<sub>P_VDDD</sub></b>	$I_{VDDD} = (C_{P_vVDDD} + C_L) \times Freq_{OUT} \times V_{DDD}$ $C_L$ is the total load capacitance connected to OUT.		35		pF



# ELECTRICAL SPECIFICATIONS (CONTINUED)

Unless otherwise stated, specification applies for  $V_{DDA}=V_{DDD}=5V$ , -60°C<Tj<230°C.

Digital Inputs (/LPMode, /PrsS	elect, /StdBy, /DIV 0, /DIV 1)					
HIGH level input voltage						
V <sub>T+</sub>			3.0	3.3	3.6	V
LOW level input voltage						
VT-			1.55	1.8	2.05	V
Hystereris voltage (V <sub>T+</sub> -V <sub>T</sub> -)						
V <sub>Hys</sub>			1.2	1.5	1.8	V
• nys	Inputs connected to VDD for pulle	d un inputs				
Input leakage current	T <sub>c</sub> =85°C	d-up inputs.		0.01	0.05	μA
lı.	T <sub>c</sub> =230°C			1.9	5	μ
	Pulled-up inputs connected to GN	P		1.5	5	
Pull-up strength	T <sub>c</sub> =-60°C	D.		6.5	10	μA
IPU	Tc=230°C			11	15	μΑ
Output Buffer	1c-230 C			11	15	
Output Buller	T COIC		1.00	105		1
Peak output current	T <sub>c</sub> =-60°C		±60	±85		
lout_peak	T <sub>c</sub> =85°C		±45	±55		mA
	Tc=230°C		±30	±38		
HIGH level output voltage	I <sub>out</sub> =10mA (sourcing), T <sub>c</sub> =230°C.		3.6	4.05		V
Vон						
LOW level output voltage	Iout=-10mA (sinking), Tc=230°C.			0.51	0.7	V
Vol	1001 10111 (Sinking), 10-200 C.			0.51	5.7	•
Output rise time	0.1xVDDD to 0.9xVDDD; Cload=13pl	- T_=230°C		2.5	4	ns
tr		, 1(-200 C.		2.5	<u> </u>	113
Output fall time	0.9xVDDD to 0.1xVDDD; C <sub>load</sub> =13pl	T -220°C		2.2	4	ns
t <sub>f</sub>	0.920000 to 0.120000, Cload-130		2.2	4	115	
Crystal Driver Stage						
Driver transconductance	/LPMode=0	T <sub>c</sub> =-60°C		1.1		
G <sub>m_LP</sub>		Tc=230°C		0.6		mS
Driver transconductance	/LPMode=1	T <sub>c</sub> =-60°C		8.5		
G <sub>m_HP</sub>	,	T <sub>c</sub> =230°C		5.3		mS
Driver output impedance	/LPMode=0	T <sub>c</sub> =-60°C		20		
R <sub>o_LP</sub>	, L. mode o	T <sub>c</sub> =230°C		25		ΚΩ
		10 200 0				
Driver output impedance	/LPMode=1	Tc=-60°C		1.6		ΚΩ
R <sub>o_HP</sub>		Tc=230°C		2.5		1122
Oscillation stable after				2.5		
VDDA goes up	VDDA=2.8V for F <sub>o</sub> =32kHz	T <sub>c</sub> =-60°C		50		ms
	VDDA-2.8V 101 10-32K112	T <sub>c</sub> =230°C		70		1115
tpower_up 32kHz		1 <sub>C</sub> =250 C		70		
Oscillation stable after		T COLC		4.5		
VDDA goes up	VDDA=2.8V for F <sub>0</sub> =20MHz	T <sub>c</sub> =-60°C		4.5		ms
tpower_up 20MHz		Tc=230°C		6		
Oscillation stable after		T 6010		35		
/StdBy goes up	VDDA=2.8V for F <sub>0</sub> =32kHz	Tc=-60°C		50		ms
tstart_up 32kHz		T <sub>C</sub> =230°C				
Oscillation stable after						
/StdBy goes up	VDDA=2.8V for F <sub>0</sub> =20MHz	T <sub>C</sub> =-60°C		3		ms
tstart_up 20MHz		Tc=230°C		4	L	I
Internal Load Capacitors			1		1	1
Accuracy	Tj=25°C			±16		%
Linear temperature						1
coefficient				23		ppm/K
		(				
TC1	— C(T)=C(T <sub>0</sub> ) x [1 + TC1 x (T-T <sub>0</sub> ) + TC2	х (I-Г <sub>0</sub> ) <sup>2</sup> ]			1	1
			1	1	1	4.0
Quadratic temperature				0.013		ppm/K <sup>2</sup>
Quadratic temperature coefficient				0.013		ppm/K <sup>2</sup>
Quadratic temperature coefficient TC2				0.013		ppm/K <sup>2</sup>
Quadratic temperature coefficient	ΔT=290K (from -60°C to 230°C)			0.013		ppm/K <sup>2</sup>



### **TYPICAL PERFORMANCE**




Figure 1. Analog stand-by supply current ( $I_{\text{VDDASB}}$ ) vs. temperature for different supply voltages.




Figure 3. Analog dynamic supply current (IvDDA) vs. temperature for different supply voltages in low-power mode (/LPMode=0). Freq=32kHz.




Figure 5. Analog dynamic supply current ( $I_{VDDA}$ ) vs. temperature for different supply voltages in full-speed mode (/LPMode=1). Freq=1MHz.




Figure 2. Digital stand-by supply current ( $I_{\text{VDDDSB}}$ ) vs. temperature for different supply voltages.




Figure 4. Analog dynamic supply current ( $I_{VDDA}$ ) vs. temperature for different supply voltages in low-power mode (/LPMode=0). Freq=1MHz.




Figure 6. Analog dynamic supply current ( $I_{VDDA}$ ) vs. temperature for different supply voltages in full-speed mode (/LPMode=1). Freq=20MHz.



### **TYPICAL PERFORMANCE (CONTINUED)**




Figure 7. HIGH level input voltage ( $V_{\text{T+}}$ ) vs. temperature for different supply voltages.




Figure 9. HIGH level output voltage ( $V_{OH}$ ) vs. temperature for different supply voltages and lout=5mA.




Figure 11. Output rise time  $(t_r)$  vs. temperature for different supply voltages and Cload= 13pF.




Figure 8. LOW level input voltage (V $_{T}$ ) vs. temperature for different supply voltages.




Figure 10. LOW level output voltage (V\_{OL}) vs. temperature for different supply voltages and lout=-5mA.




Figure 12. Output fall time ( $t_f$ ) vs. temperature for different supply voltages and Cload= 13pF.



### **TYPICAL PERFORMANCE (CONTINUED)**




Figure 13. Driver transconductance ( $G_{m_{-}LP}$ ) vs. temperature for different supply voltages in low-power mode (/LPMode=0).




Figure 15. Output Peak pull down output current ( $I_{\text{OUT\_peak}})$  vs. temperature for different supply voltages.




Figure 14. Driver transconductance ( $G_{m_{-}HP}$ ) vs. temperature for different supply voltages in full-speed mode (/LPMode=1).




Figure 16. Output Peak pull up output current ( $I_{\text{OUT\_peak}})$  vs. temperature for different supply voltages.



#### THEORY OF OPERATION

#### Introduction

The XTR60010 is a family of high-temperature, extended lifetime crystal oscillator drivers. Operation is guaranteed from -60°C to +230°C and for supply voltages from 2.5V to 5.5V.

Integrated functional features include selectable prescaler (1/128), programmable frequency divider (1/2/4/8), operation in low-power mode for low frequency crystals, integrated capacitors for crystal loading and stand-by mode which stops oscillations and sets the output buffer to the high-Z state. Using the internal prescaler and frequency divider, division factors from 1 to 1024 can be obtained. The internal crystal driver has automatic gain control to be able to accommodate to the used crystal, with no intervention needed from the customer, as required by some competing products.


# Operation Modes

#### Full speed mode

This mode, selected by setting /LPMode=1, is intended for oscillation frequencies in the range 1MHz to 25MHz.

In this case, the crystal driver adjusts its own gain so that the oscillation amplitude at X1 is constant at about 300-500mV.


The following image shows a typical application schematic in full-speed mode. Separate decoupling capacitors are recommended on VDDA and VDDD in order to reduce any possible noise coupling from the digital part of the circuit onto the analog part.



#### Low-power mode


Low-power mode, selected by setting /LPMode=0, is intended for operation at frequencies below 10MHz. In particular, this mode should be selected to operate at 32.768kHz.

In this mode, the crystal driver operates at fixed gain.



#### Internal Blocks and Functional Features

The block diagram of the XTR60010 die is shown here below. Arrows aside input signal names indicate that the inputs are internally pulled up.



The XTR60010 has two power supply domains. The analog supply domain between VDDA and GNDA concerns the crystal driver, the amplitude detection block and the signal recovery block. The digital domain supplies the prescaler, frequency divider and output buffer.

#### **Digital inputs**

All digital inputs of the XTR60010 (/LPMode, /PrsSelect, /DIV\_0, /DIV\_1 and /StdBy) are Schmitt trigger type and are internally pulled up.

#### Crystal driver and amplitude detection block

The crystal driver operates in two different modes depending upon the status of /LPMode.

For /LPMode=1, the driver operates in full-speed mode and crystals up to 25MHz can be used. In this mode an amplitude detection block changes the driver gain so that a stable oscillation is obtained on X1 with amplitude between 300mV to 500mV depending on supply voltage and temperature.

When /LPMode=0, the driver operates in low-power mode, which is intended for low oscillation frequencies. In this mode the driver operates at fixed transconductance.

The /StdBy signal is used to stop the oscillation and to set the crystal driver and the amplitude detection block into a low quiescent current state. This also sets the output buffer of the circuit at hi-Z state.

#### Signal recovery block

The oscillation signal is recovered on terminal X1, which in general presents a much more symmetrical shape than the signal on X2. This fact is used in order to provide at the output a signal with a duty-ratio as close to 50% as possible.

#### Prescaler and programmable frequency divider

Two separate blocks are offered to the user in order to obtain eight possible division factors.

A prescaler, with a division factor of 1/128 can be inserted in the signal path by setting /PrsSelect=0.

Additionally to the prescaler, a programmable frequency divider can be used to obtain four binary weighted division factors.

The following table summarizes the total division factor obtained as a function of /PrsSelect, /DIV\_0 and /DIV\_1.

/PrsSelect	/DIV_1	/DIV_0	Division Factor
1	1	1	1
1	1	0	2
1	0	1	4
1	0	0	8
0	1	1	128
0	1	0	256
0	0	1	512
0	0	0	1024



#### Output buffer

The output buffer provides a neat clock signal with duty-ratio close to 50% and is able to operate on loads of up to 50pF at 25MHz. A ruggedized architecture is used in order to be tolerant to impedance mismatches with respect to the load. However, for signal integrity reasons, good load matching is recommended.


The output buffer is responsible for the most of the digital current consumption of the part. In order to reduce the intrinsic current consumption, cross-conduction avoidance techniques were used in the


output buffer. As a reminder, the digital current consumption can be written as  $C.f.V_{DD}$ , where C is the total equivalent capacitance (internal + load), f is the operating frequency and  $V_{DD}$  is the supply voltage. When /StdBy=0, besides stopping oscillation of the crystal driver, the XTR60010 presents a hi-Z state on the output buffer.



## PACKAGE OUTLINES

Dimensions shown in mm [inches]. Tolerances ±0.13 mm [±0.005 in] unless otherwise stated.





Part Marking Convention			
Part Reference: X	Part Reference: XTRPPPPPP		
XTR	X-REL Semiconductor, high-temperature, high-reliability product (XTRM Series).		
РРРРР	Part number (0-9, A-Z).		
Unique Lot Assembly Code: YYWWANN			
YY	Two last digits of assembly year (e.g. 11 = 2011).		
WW	Assembly week (01 to 52).		
Α	Assembly location code.		
NN	Assembly lot code (01 to 99).		



#### **IMPORTANT NOTICE & DISCLAIMER**

Information in this document supersedes and replaces all information previously supplied. Information in this document is provided solely in connection with EASii IC products from the X-REL business unit.

The information contained herein is believed to be reliable. EASii IC makes no warranties regarding the information contain herein. EASii IC assumes no responsibility or liability whatsoever for any of the information contained herein. EASii IC assumes no responsibility or liability whatsoever for the use of the information contained herein. The information contained herein is provided "AS IS, WHERE IS" and with all faults, and the entire risk associated with such information is entirely with the user. EASii IC reserves the right to make changes, corrections, modifications or improvements, to this document and the information herein without notice. Customers should obtain and verify the latest relevant information before placing orders for EASii IC products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information.

Unless expressly approved in writing by an authorized representative of EASii IC, EASii IC products are not designed, authorized or warranted for use in military, aircraft, space, lifesaving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or property or environmental damage.

General Sales Terms & Conditions apply.

For product information and a complete list of distributors, please go to our web site: www.x-relsemi.com



90, Avenue Leon Blum 38100 Grenoble -- France(1) : +33 456 580 580(2) : support.XREL@easii-ic.com

EASii IC, X-REL Semiconductor, and the logo are trademarks of EASii IC in France and other countries. Data subject to change. Copyright © 2002-2021 EASii IC. All rights reserved.

CONFIDENTIAL