


**Features:**

- Center amplifying gate
- Metal case with ceramic insulator
- Low on-state and switching losses

**Typical Applications**

- AC controllers
- DC and AC motor control
- Controlled rectifiers

$I_{T(AV)}$  1076A  
 $V_{DRM}/V_{RRM}$  400~1000V  
 $I_{TSM}$  11 KA  
 $I^2t$  605  $10^3 A^2S$



SYMBOL	CHARACTERISTIC	TEST CONDITIONS	$T_f$ (°C)	VALUE			UNIT
				Min	Type	Max	
$I_{T(AV)}$	Mean on-state current	180° half sine wave 50Hz Double side cooled, $T_{hs}=55^\circ C$ $T_{hs}=102^\circ C$	125			1076	A
						500	
$V_{DRM}$ $V_{RRM}$	Repetitive peak off-state voltage Repetitive peak reverse voltage	$V_{DRM} \& V_{RRM}$ tp=10ms $V_{DSM} \& V_{RSM} = V_{DRM} \& V_{RRM} + 100V$	125	400		1000	V
$I_{DRM}$ $I_{RRM}$	Repetitive peak current	$V_{DM} = V_{DRM}$ $V_{RM} = V_{RRM}$	125			40	mA
$I_{TSM}$	Surge on-state current	10ms half sine wave	125			11.0	KA
$I^2t$	$I^2t$ for fusing coordination	$V_R=0.6V_{RRM}$				605	$A^2s * 10^3$
$V_{TO}$	Threshold voltage		125			0.80	V
$r_T$	On-state slop resistance					0.40	mW
$V_{TM}$	Peak on-state voltage	$I_{TM}=1500A$ , $F=15KN$	125			1.80	V
$dv/dt$	Critical rate of rise of off-state voltage	$V_{DM}=0.67V_{DRM}$	125			1000	V/ $\mu$ s
$di/dt$	Critical rate of rise of on-state current	$V_{DM}=67\%V_{DRM}$ to 1300A, Gate pulse $t_r \leq 0.5 \mu s$ $I_{GM}=1.5A$	125			500	A/ $\mu$ s
$I_{rm}$	Reverse recovery current		125			137	A
$t_{rr}$	Reverse recovery time	$I_{TM}=700A$ , tp=1000 $\mu$ s, $di/dt=-20A/\mu$ s, $V_R=50V$				15	$\mu$ s
$Q_{rr}$	Recovery charge					1027	$\mu$ C
$I_{GT}$	Gate trigger current		25	35		250	mA
$V_{GT}$	Gate trigger voltage	$V_A=12V$ , $I_A=1A$		0.8		2.5	V
$I_H$	Holding current			20		200	mA
$V_{GD}$	Non-trigger gate voltage	$V_{DM}=67\%V_{DRM}$	125	0.3			V
$R_{th(j-h)}$	Thermal resistance Junction to heat sink	At 180° sine double side cooled Clamping force 15KN				0.035	°C /W
$F_m$	Mounting force			10		20	KN
$T_{stg}$	Stored temperature			-40		140	°C
$W_t$	Weight				260		g
Outline		KT33cT					




Fig.1




Fig.2




Fig.3




Fig.4




Fig.5




Fig.6




Fig.7




Fig.8




Fig.9




Fig.10

**Outline:**