

PRELIMINARY



Application Manual

D-507DL DIGITAL INPUT STEREO 15W DIGITAL AUDIO POWER AMPLIFIER

The information provided is preliminary, and subject to change without notice. Please check for the latest information when using this product in your design.

YAMAHA CORPORATION

YDA176 APPLICATION MANUAL CATALOG No. LSI-6DA176A10 2012.6

IMPORTANT NOTICE

- 1. YAMAHA RESERVES THE RIGHT TO MAKE CHANGES TO ITS PRODUCTS AND TO THIS DOCUMENT WITHOUT NOTICE. THE INFORMATION CONTAINED IN THIS DOCUMENT HAS BEEN CAREFULLY CHECKED AND IS BELIEVED. HOWEVER, YAMAHA SHALL ASSUME NO RESPONSIBILITIES FOR INACCURACIES AND MAKE NO COMMITMENT TO UPDATE OR TO KEEP CURRENT THE INFORMATION CONTAINED IN THIS DOCUMENT.
- 2. THESE YAMAHA PRODUCTS ARE DESIGNED ONLY FOR COMMERCIAL AND NORMAL INDUSTRIAL APPLICATIONS, AND ARE NOT SUITABLE FOR OTHER USES, SUCH AS MEDICAL LIFE SUPPORT EQUIPMENT, NUCLEAR FACILITIES, CRITICAL CARE EQUIPMENT OR ANY OTHER APPLICATION THE FAILURE OF WHICH COULD LEAD TO DEATH, PERSONAL INJURY OR ENVIRONMENTAL OR PROPERTY DAMAGE. USE OF THE PRODUCTS IN ANY SUCH APPLICATION IS AT THE CUSTOMER'S OWN RISK AND EXPENSE.
- 3. YAMAHA SHALL ASSUME NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCT.
- 4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANY THIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
- 5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF PRODUCTS. YAMAHA SHALL ASSUME NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMES OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.
- 6. YAMAHA MAKES EVERY EFFORT TO IMPROVE THE QUALITY AND RELIABILITY OF ITS PRODUCTS. HOWEVER, ALL SEMICONDUCTOR PRODUCTS FAIL WITH SOME PROBABILITY. THEREFORE, YAMAHA REQUIRES THAT SUFFICIENT CARE BE GIVEN TO ENSURING SAFE DESIGN IN CUSTOMER PRODUCTS SUCH AS REDUNDANT DESIGN, ANTI-CONFLAGRATION DESIGN, AND DESIGN FOR PREVENTING MALFUNCTION IN ORDER TO PREVENT ACCIDENTS RESULTING IN INJURY OR DEATH, FIRE OR OTHER SOCIAL DAMAGE FROM OCCURRING AS A RESULT OF PRODUCT FAILURE.
- 7. INFORMATION DESCRIBED IN THIS DOCUMENT: APPLICATION CIRCUITS AND ITS CONSTANTS AND CALCULATION FORMULAS, PROGRAMS AND CONTROL PROCEDURES ARE PROVIDED FOR THE PURPOSE OF EXPLAINING TYPICAL OPERATION AND USAGE. THEREFORE, PLEASE EVALUATE THE DESIGN SUFFICIENTLY AS WHOLE SYSTEM UNDER THE CONSIDERATION OF VARIOUS EXTERNAL OR ENVIRONMENTAL CONDITIONS AND DETERMINE THEIR APPLICATION AT THE CUSTOMER'S OWN RISK. YAMAHA SHALL ASSUME NO RESPONSIBILITY FOR CLAIMS, DAMAGES, COSTS AND EXPENSES CAUSED BY THE CUSTOMER OR ANY THIRD PARTY, OWING TO THE USE OF THE ABOVE INFORMATION.

PRECAUTIONS AND INSTRUCTIONS FOR SAFETY

	WARNING
O Prohibited	Do not use the device under stresses beyond those listed in Absolute Maximum Ratings. Such stresses may become causes of breakdown, damages, or deterioration, causing explosion or ignition, and this may lead to fire or personal injury.
Prohibited	Do not mount the device reversely or improperly and also do not connect a supply voltage in wrong polarity. Otherwise, this may cause current and/or power-consumption to exceed the absolute maximum ratings, causing personal injury due to explosion or ignition as well as causing breakdown, damages, or deterioration. And, do not use the device again that has been improperly mounted and powered once.
O Prohibited	Do not short between pins. In particular, when different power supply pins, such as between high-voltage and low-voltage pins, are shorted, smoke, fire, or explosion may take place.
Instructions	As to devices capable of generating sound from its speaker outputs, please design with safety of your products and system in mind, such as the consequences of unusual speaker output due to a malfunction or failure. A speaker dissipates heat in a voice-coil by air flow accompanying vibration of a diaphragm. When a DC signal (several Hz or less) is input due to device failure, heat dissipation characteristics degrade rapidly, thereby leading to voice-coil burnout, smoking or ignition of the speaker even if it is used within the rated input value.

	CAUTION
Prohibited	Do not use Yamaha products in close proximity to burning materials, combustible substances, or inflammable materials, in order to prevent the spread of the fire caused by Yamaha products, and to prevent the smoke or fire of Yamaha products due to peripheral components.
Instructions	Generally, semiconductor products may malfunction and break down due to aging, degradation, etc. It is the responsibility of the designer to take actions such as safety design of products and the entire system and also fail-safe design according to applications, so as not to cause property damage and/or bodily injury due to malfunction and/or failure of semiconductor products.
Instructions	The built-in DSP may output the maximum amplitude waveform suddenly due to malfunction from disturbances etc. and this may cause damage to headphones, external amplifiers, and human body (the ear). Please pay attention to safety measures for device malfunction and failure both in product and system design.
Instructions	As semiconductor devices are not nonflammable, overcurrent or failure may cause smoke or fire. Therefore, products should be designed with safety in mind such as using overcurrent protection circuits to control the amount of current during operation and to shut off on failure.
Instructions	Products should be designed with fail safe in mind in case of malfunction of the built-in protection circuits. Note that the built-in protection circuits such as overcurrent protection circuit and high-temperature protection circuit do not always protect the internal circuits. In some cases, depending on usage or situations, such protection circuit may not work properly or the device itself may break down before the protection circuit kicks in.
Instructions	Use a robust power supply. The use of an unrobust power supply may lead to malfunctions of the protection circuit, causing device breakdown, personal injury due to explosion, or smoke or fire.
I nstructions	Product's housing should be designed with the considerations of short-circuiting between pins of the mounted device due to foreign conductive substances (such as metal pins etc.). Moreover, the housing should be designed with spatter prevention etc. due to explosion or burning. Otherwise, the spattered substance may cause bodily injury.
Instructions	The device may be heated to a high temperature due to internal heat generation during operation. Therefore, please take care not to touch an operating device directly.
	v02

< Table of Contents >

1.	0	verv	view	6
2.	Fe	eatu	ires	7
3.	Pi	n A	ssignments	8
4.	Pi	n D	Descriptions	9
	4.1.	Р	'in Internal Circuit	0
5.	Bl	ock	x Diagram1	2
6.	O	pera	ations Description1	3
	6.1.	D	Digital Amplifier Modulation Method1	3
	6.2.	N	Aaximum Output1	4
	6.3.	D	Digital Audio Interface1	4
	6.4.	C	Carrier Clock Frequency Control Function1	5
	6.5.	G	Sain Setting Function	6
	6.6.	Р	Power Limit Function	8
	6.7.	S	tereo mode / Monaural mode Setting Function	0
	6.8.	Q	Quick Mute/Quick Start Function	1
	6.9.	S	leep Function	2
	6.10.	•	DC-cut Function	3
	6.11.	,	Supply Voltage Regulation	3
	6.12.	•	REFA Voltage Output Function	3
	6.13.	•	Digital Amplifier Startup/Shutdown Procedure	4
	6.1	13.1	Recommended Digital Amplifier Startup Sequence2	4
	6.1	13.2	Recommended Digital Amplifier Shutdown Sequence 2	4
	6.14.	•	LC Filter	5
	6.15.	•	Protection Function	6
	6.1	15.1	Digital Amplifier Overcurrent Protection Function (OCP)	7
	6.1	15.2	Over Temperature Protection Function (OTP) 2	7
	6.1	15.3	PVDD Under Voltage Lock Out Function (UVLO)	7
	6.1	15.4	DC Detection Function (DCDET)	8
	6.1	15.5	Clock Detection Function (CKDET)	8
7.	A I	ppli	ication Information2	9
	7.1.	A	Application Circuit Examples	9
8.	El	ecti	rical Characteristics	3
	8.1.	A	bsolute Maximum Ratings	3
	8.2.	R	Recommended Operating Conditions	4
	8.3.	D	OC Characteristics	4
	8.4.	A	C Characteristics	5
	8.5.	A	analog Characteristics	7

PRELIMINARY YDA176

9.	Packa	age Information	.38
10.	Арі	pendix	.39
1	.0.1.	Various Audio Characteristics	. 39
	10.1.1	Measurement Environment	. 39

1. Overview

YDA176(D-507DL) is a high-performance digital audio amplifier IC that delivers up to $15W\times2ch$, which has a digital audio interface, and is capable of operating at a supply voltage ranging from $5V^{*1}$ to 18V. YDA176, with Yamaha original "Pure Pulse Direct Speaker Drive Circuit," allows a speaker to be directly connected to the output. In addition, this amplifier is insusceptible to supply voltage fluctuation because of a feedback-type digital amplifier, and have the feature with high power supply noise tolerance. As a result, power supply can be simplified and allowing a simple amplifier system with less external components to be configured. YDA176 has the following functions: gain setting function, power limit function, pop noise reduction function, overcurrent protection function for speaker output pins, internal overtemperature protection function, under voltage lockout, and DC detection function.

(Note) *1: When operating below 8V (V_{DDP}), the speaker impedance must be 8 Ω or higher.

2. Features

Supply Voltage Range	V_{DDP} 5V ^{*1)} to 18	V						
• Input	Digital Audio Inter	face (Stereo)						
	Sampling Frequence	cy: 32kHz, 44.1kHz, 48kHz						
	Left-justified, MSI	3 first, 1-bit delay, Digital Audio Data 24-bits						
• Max. Instantaneous Outpu	t15W×2ch	(V _{DDP} =15V, R _L =8Ω, THD+N=10%)						
	10W×2ch	(V _{DDP} =12V, R _L =8Ω, THD+N=10%)						
	$10W^{*2)} \times 2ch$	$(V_{DDP}=12V, R_{L}=6\Omega)$						
	$10W^{*2)} \times 2ch$	$(V_{DDP}=12V, R_L=4\Omega)$						
• Max. Continuous Output	15W ^{*3)} ×2ch	$(V_{DDP}=15V, R_L=8\Omega, Ta=70 \text{ °C}, 4\text{-layer Board})$						
	10W ^{*3)} ×2ch	$(V_{DDP}=12V, R_L=8\Omega, Ta=70 \text{ °C}, 4\text{-layer Board})$						
	$10W^{(*2)(*3)} \times 2ch$	$(V_{DDP}=12V, R_L=6\Omega, Ta=70 \text{ °C}, 4\text{-layer Board})$						
Distortion Ratio (THD+N)	0.05%	(V _{DDP} =12V, R _L =8Ω, Po=4.5W, 1kHz)						
Residual Noise	50µVrms	$(V_{DDP}=12V, R_L=8\Omega, A-Weighted Filter)$						
• S/N Ratio	105dB	$(V_{DDP}=12V, R_L=8\Omega, A$ -Weighted Filter)						
• Efficiency	92%	$(V_{DDP}=12V, R_{L}=8\Omega, Po=10W)$						
Channel Separation	90 dB	$(V_{DDP}=12V, R_L=8\Omega, 1kHz)$						
Power Limit Function								
Gain Setting Function								
Stereo/Monaural Switching	g Function							
• Output Mute Function (Qu	ick Mute/Quick Sta	rt)						
Sleep Function								
• Pop Noise Reduction Fund	ction							
Overcurrent Protection Fun	nction (OCP)							
• Over Temperature Protecti	on Function (OTP)							
• Under Voltage Lockout (U	VLO)							
• DC Detection Function (D	CDET)							
Clock Detection Function	(CKDET)							
• Package	Lead-free 32-pin P	lastic QFN (Exposed die pad) : YDA176-QZ						
(Note) *1: When operating below 8V (V_{DDP}), the speaker impedance must be 8 Ω or higher.								

- *2: The maximum output power when driving 4Ω and 6Ω loads must be 10W or less.
- *3: These values are based on evaluations on a Yamaha's PCB board implementation. Please refer to Absolute Maximum Rating (Note) *4 on page 33.

3. Pin Assignments



< Figure 3-1 32 pin QFN Top View >

A thermal pad for heat dissipation purpose is provided on the bottom as shown below. This pad should be soldered to your board. The solder wetting not less than 50% is preferable.



4. Pin Descriptions

The table below shows the pin function list.

No.	Name	I/O ^{*1)}	Function
1	REFA	AO	Internal Regulator Output pin
2	AVSS	GND	Analog GND pin
3	TEST	Ι	This pin must be connected to GND.
4	DVSS	GND	Digital GND pin
5	МСК	Ι	Master Clock Input Pin
6	SDATA	Ι	Audio Data Input Pin
7	SCLK	Ι	Bit Clock Input Pin
8	LRCLK	Ι	Word Clock Input Pin
9	PVDDPR	PVDD power	Power pin for the digital amplifier output (Rch+)
10	OUTPR	0	Digital Amplifier Output pin (Rch+)
11	OUTPR	0	Digital Amplifier Output pin (Rch+)
12	PVSSR	GND	GND pin for the digital amplifier output (Rch)
13	PVSSR	GND	GND pin for the digital amplifier output (Rch)
14	OUTMR	0	Digital Amplifier Output pin (Rch-)
15	OUTMR	0	Digital Amplifier Output pin (Rch-)
16	PVDDMR	PVDD power	Power pin for the digital amplifier output (Rch-)
17	SLEEPN	Ι	Sleep Reset pin ^{*2)}
18	PROTN	O/D	Error Flag Output pin
19	PLIMIT1	А	Power Limit Setting Pin 1.
20	PLIMIT2	А	Power Limit Setting Pin 2.
21	GAIN	А	Gain Setting Pin.
22	CKMOD	Ι	Clock Mode setting pin
23	MONO	А	Stereo/Mono Setting Pin.
24	MUTEN	Ι	Mute pin
25	PVDDML	PVDD power	Power pin for the digital amplifier output (Lch-)
26	OUTML	0	Digital Amplifier Output pin (Lch-)
27	OUTML	0	Digital Amplifier Output pin (Lch-)
28	PVSSL	GND	GND pin for the digital amplifier output (Lch)
29	PVSSL	GND	GND pin for the digital amplifier output (Lch)
30	OUTPL	0	Digital Amplifier Output pin (Lch+)
31	OUTPL	0	Digital Amplifier Output pin (Lch+)
32	PVDDPL	PVDD power	Power pin for the digital amplifier output (Lch+)

Table 4-1 Pin Function

(Note) *1: I: Input pin, O: Output pin, A: Analog pin, O/D: Open-Drain output pin

PVDD power pins should be connected each other on the board. Likewise, GND pins should be also connected each other on it.

Each output pin with the same name (OUTPR, OUTMR, OUTPL, and OUTML) should be connected on the board.

*2: A voltage for supplying SLEEPN pin with "H" level should be applied from an external power supply. Do not apply from REFA pin output.

4.1. Pin Internal Circuit

The tables 4-2 to 4-3 show the internal circuit configuration of each pin.

Pin No.	Name	Equivalent Circuit						
1	REFA	PVDDPL Block amp Avss Dvss						
2	AVSS	_						
3	TEST	Schmitt trigger						
4	DVSS	_						
5	MCK							
6	SDATA							
7	SCLK	DVSS Schmitt trigger						
8	LRCLK							
9	PVDDPR	_						
10,11	OUTPR							
12,13	PVSSR	_						
14,15	OUTMR							
16	PVDDMR	_						
17	SLEEPN	Schmitt trigger						

Table 4-2 Pin Internal Circuit

Pin No.	Name	Equivalent Circuit				
18	PROTN					
19	PLIMIT1	Power Down off				
20	PLIMIT2	Power / Down 9				
21	GAIN	DVSS -				
22	CKMOD	Schmitt trigger				
23	MONO	Power Down off W o o to Gate Power o Down o DVSS				
24	MUTEN	Schmitt trigger				
25	PVDDML	_				
26,27	OUTML					
28,29	PVSSL	—				
30,31	OUTPL					
32	PVDDPL	—				

Table 4-3 Pin Internal Circuit

5. Block Diagram



< Figure 5-1 Block Diagram >

6. Operations Description

The description below shows YDA176 functions and operations.

6.1. Digital Amplifier Modulation Method

YDA176 has a 15W (max.) \times 2ch digital amplifier with digital input and PWM pulse output.

YDA176, with Yamaha original "Pure Pulse Direct Speaker Drive Circuit," allows a speaker to be directly connected to the output.

The pulse frequency that appears between OUTP* and OUTM* pins is called "Carrier Clock Frequency."

The figure below shows the output waveform for when a sine wave is input, because of the characteristics of Yamaha unique modulation method.

As shown in B of the figure, the frequency that appears between GND and OUTP* pins and between GND and OUTM* pins at no-signal input becomes the half of a carrier clock frequency.

As shown in A, C of the figure, when the output power increases, one side stops its switching and the other serves as a carrier clock frequency.



< Figure 6-1 Modulation Method with Pure Pulse Direct Speaker Drive Circuit >

6.2. Maximum Output

The maximum output power for each condition (load impedance, supply voltage) is as follows:

Instantaneous Max. Output:	15W×2ch	$(V_{DDP}=15V, R_{L}=8\Omega, THD+N=10\%)$
	10W×2ch	$(V_{DDP}=12V, R_L=8\Omega, THD+N=10\%)$
	$10W^{*1)} \times 2ch$	$(V_{DDP}=12V, R_L=6\Omega)$
	$10W^{*1)} \times 2ch$	$(V_{DDP}=12V, R_L=4\Omega)$
• Max. Continuous Output:	$15W^{*2)} \times 2ch$	$(V_{DDP}=15V, R_L=8\Omega, T_A=70 \text{ °C}, 4\text{-layer board})$
	$10W^{*2)} \times 2ch$	$(V_{DDP}=12V, R_L=8\Omega, T_A=70 \text{ °C}, 4\text{-layer board})$
	$10W^{(1)(2)} \times 2ch$	$(V_{DDP}=12V, R_{L}=6\Omega, T_{A}=70 \text{ °C}, 4\text{-layer board})$

The instantaneous maximum output means the maximum output without consideration of the heat of IC package. "Max. Continuous Output" means the maximum output under the following conditions: continuous sine waveform output, Tjmax: less than 150 °C at a specified ambient temperature T_A .

(Note) *1: The maximum output power when driving 4Ω and 6Ω loads must be 10W or less.

*2: These values are based on evaluations on a Yamaha's PCB board implementation. Please refer to Absolute Maximum Rating (Note) *4 on page 33.

6.3. Digital Audio Interface

YDA176 receives digital audio data using SCLK, LRCLK, and SDATA pins.

The following sampling frequencies are supported: 32kHz, 44.1kHz, and 48kHz

Audio signal format: Left-justified format, MSB first, 1-bit delay, 24 bits.

LRCLK and SDATA are loaded at the rising edge of SCLK.

The number of valid SDATA bits is up to 24 bits.

24bit×2ch audio data are input through SDATA pin during one sample period. Fill the unused bits after 24th bit with "L" data.



< Figure 6-2 Digital Audio Interface Timing >

6.4. Carrier Clock Frequency Control Function

This is the function to set a carrier frequency with the following control pins. The way to control the frequency is as follows:

• LRCLK, SCLK, MCK pins

According to condition used, input clock to LRCLK, SCLK, and MCK pins as shown in Table 6-1.

• CKMOD pin

CKMOD pin is the clock mode setting pin. It should be set as shown in the table according to MCK frequency to input.

Frequencies and pin settings other than the listed values are not available.

MCK frequency must be just an integral multiple of SCLK frequency. And, the frequencies must be derived from the same oscillator. There is no restriction about the phase relationship of MCK and SCLK.

To change SCLK and LRCLK frequencies, MUTEN pin must be set to "L".

To change MCK frequencies and CKMOD pin setting, SLEEPN pin must be set to "L" or power must be down.

fs	LRCLK(1fs)	SCLK(64fs)	MCK	MCK	CKMOD	Carrier Clock					
[kHz]	[kHz]	[kHz]	[kHz]	[fs]		Frequency [kHz]					
32	32	2048	24576	768	L	768					
32	32	2048	16384	512	Н	1024					
32	32	2048	12288	384	Н	768					
44.1	44.1	2822.4	22579	512	L	705.6					
44.1	44.1	2822.4	11290	256	Н	705.6					
48	48	3072	24576	512	L	768					
48	48	3072	12288	256	Н	768					

Table 6-1 Carrier Clock Frequency

6.5. Gain Setting Function

Two discrete resistors on the GAIN pin select YDA176's amplifier gain from one of eight values. Gain setting circuit is shown below.



< Figure 6-3 Gain Setting Circuit >

The amplifier gain can be set to one of the three fixed levels (*Mode* 6 through 8 in *Table* 6-2), or a level that satisfies full scale output distortion figures of less than 1 %, or at 5 %, 10 %, 20 %, or 30 % (*Mode* 1 through 5 in *Table* 6-2).

To change GAIN pin setting, MUTEN pin must be set to "L" or power must be down.

Table 6-2 shows digital amplifier gain setting.

Mode	G	GAIN pin level Voltage range			pin ange	Resistance Value Setting (E12 series 1% accuracy)		DB _{GAIN**} [dB]	Output level [dBV] When –20dBFS input	Power Limiter bounded (at the 0 dBFS distortion figure)	
	REFA	volta	age ratio	(When REFA=3.4V)			R _{GAINU}	R _{GAINL}			
1	55%	to	100%	1.80V	to	3.40V	Short	Open	DB _{GAIN10} : 2.473	$2.30 + (DB_{LMT} + DB_{GAIN10})^{*1)}$	10% ^{*2)}
2	44%	to	55%	1.45V	to	1.80V	22kΩ	22kΩ	DB _{GAIN30} : 9.159	$2.30 + (DB_{LMT} + DB_{GAIN30})^{*1)}$	30% ^{*2)}
3	35%	to	44%	1.15V	to	1.45V	22kΩ	15kΩ	DB _{GAIN20} : 5.197	$2.30 + (DB_{LMT} + DB_{GAIN20})^{*1)}$	20% *2)
4	26%	to	35%	0.85V	to	1.15V	27kΩ	12kΩ	DB _{GAIN5} : 1.376	$2.30 + (DB_{LMT} + DB_{GAIN5})^{*1}$	5% *2)
5	17%	to	26%	0.55V	to	0.85V	56kΩ	15kΩ	DB_{GAIN0} : 0	$2.30 + (DB_{LMT} + DB_{GAIN0})^{*1}$	<1% *2)
6	9%	to	17%	0.30V	to	0.55V	68kΩ	10kΩ	_	-3.70	_
7	3%	to	9%	0.10V	to	0.30V	68kΩ	4.7kΩ	-	8.30	_
8	0%	to	3%	0.00V	to	0.10V	Open	Short	-	2.30	_

Table 6-2 Gain Setting

(Note): Gain setting resistors (R_{GAINU} , R_{GAINL}) draw current when not in sleep state (SLEEPN = "L").

The external resistance should use the above-mentioned value and the 1% accuracy.

*1: DB_{LMT} values are described in *Table 6-4 Power Limiter Setting Examples*.

*2: These distortion figures do not apply if the PWM outputs cause clipping.



< Figure 6-4 Power Limiter bounded gain controls >

6.6. Power Limit Function

This function, limiting the output peak voltage, protects an external speaker and controls the increase of internal temperature.

PLIMIT1 and *PLIMIT2* can be strapped to one of 8 *Modes* in *Table 6-3*, A through H and 1 through 8 respectively with two external resistors on each pin as shown in *Figure 6-5*.

The combination of *PLIMIT1 Mode* and *PLIMIT2 Mode* configures 63 Power Limiter levels as shown in *Table 6-4*. The figure 6-5 shows PLIMIT1 and PLIMIT2 pin setting circuit.



< Figure 6-5 PLIMIT1, PLIMIT2 pin Setting Circuit >

To change PLIMIT1 and PLIMIT2 pin setting, MUTEN pin must be set to "L" or power must be down. Table 6-3 shows power limit setting example.

Мс		PI	LIMIT1,2	2 pin Voltage	Resistance Value Setting (E12 series 1% accuracy)				
PLIMIT2 pin	PLIMIT1 pin	REFA	Volta	ge ratio	PLIMIT p (When]	oin Vo REFA	ltage range A=3.4V)	R _{PLMTU}	R _{PLMTL}
1	А	55%	to	100%	1.80V	to	3.40V	Short	Open
2	В	44%	to	55%	1.45V	to	1.80V	22kΩ	22kΩ
3	С	35%	to	44%	1.15V	to	1.45V	22kΩ	15kΩ
4	D	26%	to	35%	0.85V	to	1.15V	27kΩ	12kΩ
5	Е	17%	to	26%	0.55V	to	0.85V	56kΩ	15kΩ
6	F	9%	to	17%	0.30V	to	0.55V	68kΩ	10kΩ
7	G	3%	to	9%	0.10V	to	0.30V	68kΩ	4.7kΩ
8	Н	0%	to	3%	0.00V	to	0.10V	Open	Short

Table 6-3 Power Limit Setting

(Note): The external resistance should use the above-mentioned value and the 1% accuracy.

Table 6-4 shows sample Power Limiter levels using the Mode combinations.

Power Limiter levels for 8 Ω , 6 Ω , or 4 Ω loads, and stereo or mono output configuration are shown.

	PLIMIT1 Power Limit Setting (min, THD+N=10%)										
			Load	А	В	С	D	Е	F	G	Н
			8Ω	4.000W							10.000W
		Stereo	6Ω	5.333W	W					_	
			4Ω	8.000W							_
	1		8Ω	4.000W	TBD	TBD	TBD	TBD	TBD	TBD	10.000W
		Mono	6Ω	5.333W							13.333W
			4Ω	8.000W							20.000W
		DB _{LMT} [dB]	-7.86							-3.88
		Lair [8Ω								
		Stereo	6Ω								
			4Ω	1							
	2		8Ω	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD
		Mono	6Ω								
			4Ω								
		DBIMT	B]								
		Larr	8Ω								2.500W
		Stereo	6Ω								3.333W
(4Ω	1							5.000W
%(3		8Ω	TBD	TBD	TBD	TBD	TBD	TBD	TBD	2.500W
=1(-	Mono	6Ω								3.333W
\mathbb{Z}			4Ω								5.000W
Ŧ		DBIMT	dB1								-9.90
Ĥ		DDEWIT	8Ω	2.750W	2.625W	3.375W	4.125W	4.875W	5.500W	6.250W	3.000W
Τ		Stereo	60	3 667W	3 500W	4 500W	5 500W	6 500W	7 333W	8 333W	4 000W
Ľ,		500100	40	5 500W	5 250W	6 750W	8 250W	9 750W			6 000W
ni	4		80	2.750W	2.625W	3 375W	4 125W	4 875W	5 500W	6 250W	3 000W
(1 (1		Mono	60	3 667W	3 500W	4 500W	5 500W	6 500W	7 333W	8 333W	4 000W
gu		intonio	40	5 500W	5 250W	6 750W	8 250W	9 750W	11 000W	12 500W	6 000W
itti		DBIMT	dB1	-9.49	-9.69	-8.60	-7.73	-7.00	-6.48	-5.92	-9.11
Se		Stereo	8Ω	3.250W	6.375W	6.500W	7.000W	7.125W	8.250W	8.500W	3.500W
iit			60	4 333W	8 500W	8 667W	9 333W	9 500W	_	_	4 667W
Ξ			40	6 500W	_	_	_	_			7.000W
H	5	Mono	8Ω	3.250W	6.375W	6.500W	7.000W	7.125W	8.250W	8.500W	3.500W
/eI			6Ω	4.333W	8.500W	8.667W	9.333W	9.500W	11.000W	11.333W	4.667W
NO			4Ω	6.500W	12.750W	13.000W	14.000W	14.250W	16.500W	17.000W	7.000W
Р			dB1	-8.76	-5.84	-5.75	-5.43	-5.36	-4.72	-4.59	-8.44
12		LMIT	8Ω	4.250W	9.000W	9.500W	9.750W	10.500 W	11.000 W	11.250 W	4.500W
Ţ		Stereo	6Ω	5.667W	_	_			_		6.000W
Ŕ			4Ω	8.500W	_		—	_	_	_	9.000W
Ы	6		8Ω	4.250W	9.000W	9.500W	9.750W	10.500 W	11.000 W	11.250 W	4.500W
		Mono	6Ω	5.667W	12.000W	12.667W	13.000W	14.000W	14.667W	15.000W	6.000W
			4Ω	8.500W	18.000W	19.000W	19.500W	21.000W	22.000W	22.500W	9.000W
		DBIMT	dB1	-7.60	-4.34	-4.11	-3.99	-3.67	-3.47	-3.37	-7.35
			8Ω	4.750W	11.500W	13.000W	13,500 W	14.000W	14,500W		5.000W
		Stereo	60	6.333W	_	_	_	_	_		6.667W
		~~~~~	40	9 500W			_	_	_		10.000W
	7		80	4 750W	11 500 W	13 000W	13 500 W	14 000W	14 500W	Reserved	5 000W
	,	Mono	60	6 333W	15 333W	17 333W	18.000W	18.666W	19 333W	100001700	6.667W
		intonio	40	9 500W	23 000W	26 000W	27 000W	28 000W	29 000W		10 000W
		DBryge	dB1	-7.12	-3.28	-2.74	-2.58	-2.42	-2.27		-6.89
		D DLMI	80	3 750W	5.625W	6.000W	7 500W	8 000W	12 000 W	12 500W	15 000W
		Stereo	60	5 000W	7 500W	8 000W	10 000 W				
		5.0100	40	7 500W	7.300 W	<u> </u>	10.000 W				_
	8		80	3 750W	5.625W	6.000W	7 500W	8 000W	12 000 W	12 500W	15 00037
	0	Mono	60	5.750W	7 500W	8 000W	10.000 W	10 667W	16 000W	16.667W	20.000W
		IVIOIIO	40	3.000W	11.250W	0.000W	10.000 W	10.00/W	24.000W	10.00/W	20.000W
			4 <u>0</u>	7.500W	11.250W	12.000W	15.000W	10.000W	24.000W	25.000W	30.000W
		DB _{LMT}	18]	-8.14	-6.38	-0.10	-5.13	-4.85	- 3.09	-2.91	-2.12

Table 6-4 Power Limiter	levels using the Mode	combinations (TBD)
-------------------------	-----------------------	--------------------

(Note): Current flows through the voltage divide resistor (R_{PLMTU}, R_{PLMTTL}), including the time when SLEEPN pin is "L" (SLEEP state).

Parasitic DC resistances of signal traces and inductors are taken into account for each loading condition as follows.

 $8\Omega$  load: 0.10 $\Omega,\,6\Omega$  load: 0.075 $\Omega,\,4\Omega$  load: 0.05 $\Omega$ 

## 6.7. Stereo mode / Monaural mode Setting Function

YDA176 can be configured as stereo or mono amplifier by external resistors on *MONO* pin. The figure 6-6 shows MONO pin setting circuit.



< Figure 6-6 MONO pin Setting Circuit >

YDA176 can be configured as stereo or mono amplifier by external resistors on MONO pin.

For mono configuration, these resistors also determine which mono channel is used as the mono source. The source signal is amplified and put on both L- and R-channel outputs.

			MONO pi	n Voltage ra	Resistance Value Setting (E12 series 1% accuracy)			
Mode	REFA Voltage ratio			MONO pin Voltage range (When REFA=3.4V)			R _{MONOU}	R _{MONOL}
Mono mode (Rch)	45%	to	55%	1.45V	to	1.80V	22kΩ	22kΩ
Mono mode (Lch+Rch,-6dB)	35%	to	44%	1.15V	to	1.45V	22kΩ	15kΩ
Mono mode (Lch)	55%	to	100%	1.80V	to	3.40V	Short	Open
Stereo mode	0%	to	3%	0.00V	to	0.10V	Open	Short

Table 6-5 MONO pin Setting	Table	6-5	MONO	pin	Setting
----------------------------	-------	-----	------	-----	---------

(Note): The external resistance should use the above-mentioned value and the 1% accuracy.

When using in stereo mode, this device should be connected as shown in "Stereo Mode" of "7.1 Application Circuit Examples."

When using in monaural mode, OUTPL and OUTML should be connected to OUTPR and OUTMR respectively as shown in "Monaural Mode" of "7.1 Application Circuit Examples."

Be sure to turn off the power before selecting stereo or monaural mode or making the appropriate connection.

## 6.8. Quick Mute/Quick Start Function

Quick Mute/Quick Start function allows intermittent sound to be reduced significantly and uncomfortable feeling to be removed by varying the output envelope at a slow rate at the time of MUTE ON/OFF.

Table 6-6 MUTEN pin setting					
MUTEN pin	Mode				
L	Digital Amplifier Mute State				
Н	Normal Operation State				

By setting MUTEN pin to "L", YDA176 performs Quick Mute operation (Decreasing the volume linearly by taking  $1024 \times 1/fs$ ),  $(16 \times 96) / (carrier clock frequency)[s]$  later, it sets the digital amplifier output to WL (Weak Low: a state grounded through a high-value resistance), resulting in Mute state (Output Disabled).

By setting MUTEN pin to "H", YDA176 moves from the mute state to normal operation state while turned down volume. Afterwards, the quick start operation (where the volume is increased linearly over  $256 \times 1/\text{fs}$ ) is executed. Mute recovery time from Mute state is  $t_{\text{mrev}}(\text{typ.})$ .

If the mute state is cancelled during the Quick Mute Sequence, Quick Start Sequence will start after the quick mute sequence.

When the voltage at PVDD pin becomes lower than PVDD pin Shutdown Threshold Voltage ( $V_{HUVLL}$ ) in the mute state, for shutting down the system safely, the amplifier output is set to WL (Weak Low : a state grounded through a high-value resistance) after outputting a low signal for a given period of time.



< Figure 6-7 Quick Mute / Quick Start Function >

#### 6.9. Sleep Function

In Sleep state, all circuit functions are stopped and consumption current becomes the minimum ( $I_{DDPS}$ ). And, REFA pin outputs is pulled down.

Table 6-7 SLEEPN pin setting					
SLEEPN pin	Mode				
L	Sleep State				
Н	Normal Operation State				

By setting SLEEPN pin to "L", YDA176 performs Quick Mute operation (Decreasing the volume linearly by taking  $1024 \times 1/fs$ ),  $(16 \times 96) / (carrier clock frequency)$  [s] later, it sets the digital amplifier output to WL(Weak Low: a state grounded through a high-value resistance).

YDA176 goes to Sleep state when max.160ms has passed after setting SLEEPN pin to "L."

When going to sleep mode while some protection state is being activated, this protection mode is cancelled and PROTN pin output goes to Hi-Z state.

With PVDD pin output being higher than the threshold voltage to cancel the low-voltage malfunction preventing function, when changing the state of SLEEPN pin from "L" to "H," the digital amplifier terminates the sleep state, simultaneously starts the Startup Sequence and does the quick start (raises the volume level linearly by taking  $256 \times 1/\text{fs}$ ) to activate the oscillation after max.300ms.



< Figure 6-8 Sleep Function >

## 6.10. DC-cut Function

YDA176 includes DC-cut filter (cut-off frequency=10Hz) for input digital audio data.

### 6.11. Supply Voltage Regulation

YDA176 adopts a circuit method that feeds back the output signal. This method allows the deterioration in distortion characteristics to be minimized even when a supply voltage fluctuates (in case of a power supply not regulated). Whereas, with a non-feedback type digital amplifier, a power supply with high-regulation capability is required because this fluctuation is added to the output waveform.

## 6.12. REFA Voltage Output Function

YDA176 includes series regulator. The voltage inputted from a PVDD power supply pin is supplied to a regulator. REFA pin outputs the voltage ( $V_{REFA}$ ) regulated from the voltage coming from PVDD pin. For its stabilization, connect a bypass capacitor of 1.0µF to 4.7µF between REFA and AVSS pins. (0.8µF or more should be secured including its variation and temperature change.) REFA pin must not be connected to other devices.

## 6.13. Digital Amplifier Startup/Shutdown Procedure

It is recommended to use the following sequences as digital amplifier start and shutdown procedure. With different sequence, unusual sound or pop noise may occur.

#### 6.13.1 Recommended Digital Amplifier Startup Sequence

- 1. Supply the power to PVDD pin.
- 2. When the supply voltage reaches at the recommended voltage range, input clocks to MCK, SCLK, and LRCLK pins.
- 3. Change the logical state of SLEEPN pin from "L" to "H".

#### 6.13.2 Recommended Digital Amplifier Shutdown Sequence

- 1. Change the logical state of SLEEPN pin from "H" to "L".
- 2. After 160ms or more, stop input the signal to the input pins and shut down the power to PVDD pin.
  - * As long as SLEEPN pin was changed from "H" to "L" and Quick Mute {1024×1/fs + (16×96) / (Carrier Clock Frequency)}[s]" has elapsed, unusual sound or pop noise is not generated even if the power is shut down.



*Quick Start and Quick Mute are those at fs=48kHz as an example.

#### < Figure 6-9 Recommended Digital Amplifier Startup / Shutdown Sequence >

### 6.14. LC Filter

On the other hand, when using a LC filter, the output circuit as shown in Figure 6-10, 6-11 should be used with the constants listed in Table 6-8. The use of these constants enables the filter to be a low-pass filter with its cut-off frequency being 50kHz or so and Q being 0.6 or so.

When disconnecting a speaker, turn off the power in advance.

When operating the device without a speaker, consumption current may increase or overcurrent detection circuit may work due to the resonance in LC filter. When removing a speaker during operation, SLEEPN or MUTEN pin should be set to "L" or PVDD should be shut down.



< Figure 6-10 LC Filter Circuit (Stereo) >

< Figure 6-11 LC Filter Circuit (Mono) >

Table 6-8 LC Filter Constants								
R _L	L1	C1	C2	fc	fc (to GND)	Q		
4Ω	10µH	0.33µF	0.22µF	53.7kHz	107kHz	0.59		
6Ω	15µH	0.22µF	0.1µF	55.9kHz	130kHz	0.57		
8Ω	22µH	0.22µF	0.1µF	46.2kHz	107kHz	0.63		
16Ω	47µH	0.1µF	0.047µF	46.7kHz	107kHz	0.58		

$$f_{c} = \frac{1}{2\pi\sqrt{L_{1} \times (2 \times C_{1} + C_{2})}}$$
$$f_{c}(toGND) = \frac{1}{2\pi\sqrt{L_{1}C_{2}}}$$
$$Q = \frac{\sqrt{\frac{2 \times C_{1} + C_{2}}{L_{1}}} \times R_{L}}{2}$$

When using YDA176 with a speaker connected directly without connecting LC filters, or when using it with EMI countermeasure components, such as ferrite beads etc., in addition to a speaker, a speaker with an inductance higher than  $20\mu$ H should be used. Otherwise, loss of the speaker and YDA176 may increase.

### 6.15. Protection Function

Table 6-9 Protection Function List								
Protection Function	PROTN Pin Output	OTN Pin Digital Amplifier		Automatic Recovery				
Overcurrent Protection	L	WL ^{*3)}	_	Applicable ^{*1)}				
Over Temperature Protection	L ^{*2)}	WL ^{*3)}	_	Not Applicable (However, it returns when the temperature decreases.)				
Under Voltage Lock Out (PVDD pin)	Н	WL ^{*3)}	_	Not Applicable (However, it recovers from the lock out once the voltage level rise after startup sequence.)				
DC Detection	L	WL ^{*3)}	_	Applicable ^{*1)}				
Clock Detection (MCK, SCLK pin)	Н	WL ^{*3)}	_	Not Applicable (However, it returns when the clock input.)				

YDA176 has the following protection functions.

(Note) *1: Automatic recovery is performed 2.7 to 5.4 seconds (at fs=48kHz) after a protecting function is activated, and then PROTN pin goes to "H."

*2: When an over temperature condition is cleared, PROTN is returned to "H."

*3: WL=Weak Low (a state grounded through a high-value resistance)

For shutting down the system safely, the amplifier output is set to WL after outputting a low or high signal for a given period of time.

PROTN pin has an open-drain output.

Use a resistor of  $47k\Omega$  to pull up the pin with respect to an external power supply source lower than 3.3V.

In order to prevent the current in excess of 2mA from being flowed into PROTN pin being in L state.

If multiple YDA176s are used, all the PROTNs can be tied together for wired OR connection.

PROTN pin must not connect to pins of YDA176.

PROTN pin should be left open when not used.



< Figure 6-12 PROTN pin Pull-up Termination >

#### 6.15.1 Digital Amplifier Overcurrent Protection Function (OCP)

This function, detecting an overcurrent condition at the digital amplifier output, enables the overcurrent protection state, in which the following short-circuiting conditions are detected: VSS short (Ground or any other lower-potential point), PVDD short (supply voltage or a higher-potential point), or short-circuiting between ±output pins.

The detection current, for pin-to-pin short-circuiting, is 8A (typ., V_{DDP}=12V) and 10A (typ., V_{DDP}=15V).

In this state, digital amplifier outputs are forced to "WL" state (Weak Low: a state grounded through a high-value resistance) and PROTN pin goes to "L."

The automatic recovery operation is performed 2.7 to 5.4 seconds (at fs=48kHz) after the protection state is activated.

When detected eight times in all, the protection state is held without being cancelled.

The held protection state can be cancelled by setting SLEEPN pin to "L" temporarily or shutting down the power.

This protection state is provided not for guarantee of IC protection in case of exceeding the maximum rating (speaker impedance) but for safety in case of unusual conditions.

#### 6.15.2 Over Temperature Protection Function (OTP)

This function, detecting an unusual high-temperature condition in the chip, and protect IC by output disable.

In this over temperature protection state, in which digital amplifier outputs are forced to "WL" state (Weak Low : a state grounded through a high-value resistance) and PROTN pin goes to "L".

When such unusual temperature in the chip is lowered, this protection state is cancelled and PROTN goes to "Hi-Z.". At the same time, normal operation will start again after a quick start.

This protection function is provided not for guaranteeing the protection in case of exceeding the maximum ratings (junction temperature) but for ensuring safety in case of unusual conditions.

#### 6.15.3 PVDD Under Voltage Lock Out Function (UVLO)

This function, detecting an unusual condition where the voltage at PVDD pin becomes lower than "PVDD pin Shutdown Threshold Voltage", and prevent malfunction etc.

In this low-voltage protection state, digital amplifier outputs become WL state (Weak Low: a state grounded through a high-value resistance).

When voltages at PVDD pin become higher than low-voltage cancel threshold voltage ( $V_{HUVLH}$ ), the low-voltage protection state is cancelled and the normal operation starts after max. 300ms.

This function does not guarantee all operations even if PVDD pin voltage is over the startup threshold voltage  $V_{HUVLH}$ . Be sure to use this IC within the recommended supply voltage.

#### 6.15.4 DC Detection Function (DCDET)

This function is activated when detecting a DC signal in excess of  $3.3V (V_{DDP}=15V)$  for a given period of time (0.67s to 1.33s) at the digital amplifier output and stops the output.

In DC protection state, digital amplifier outputs are forced to WL state (Weak Low: a state grounded through a high-value resistance) and also L level is output to PROTN pin.

The automatic recovery operation is performed 2.7 to 5.4 seconds (at fs=48kHz) after the activation of this protection state.

When detected eight times in all, the protection state is held without being cancelled.

The held protection state can be cancelled by setting SLEEPN pin to "L" temporarily or shutting down the power.

This protection function does not guarantee the protection of the speaker, and provided for ensuring safety.

#### 6.15.5 Clock Detection Function (CKDET)

This is the function to prevent DC signals from being transmitted in case any clock to SCLK or MCK pin is stopped during the playback.

When any clock is stopped, the internal free-running clock supersedes it and the digital amplifier output are forced to WL state (Weak Low: a state grounded through a high-value resistance). And, when a clock is received again at SCLK or MCK pin, the operation shifts to the normal operation state.

This protection function is provided for ensuring safety, and does not guarantee the protection of the speaker.

# 7. Application Information

## 7.1. Application Circuit Examples

• Stereo Mode



< Figure 7-1 Application Circuit Example Stereo >

(Note) Connect a bypass capacitor (ceramic capacitor) between the following terminals.

REFA pin	and	AVSS pin	: 1.0 $\mu$ F to 4.7 $\mu$ F (0.8 $\mu$ F or more should be secured
			including its variation and temperature change.)
PVDD** pin	and	PVSS* pin	: 1μF

A bypass capacitor should be placed as closely to a pin as possible.

If TEST, PLIMIT1, PLIMIT2, GAIN, and MONO pins are connected to GND, it will become the same operational mode as YDA175 (D-507D).

#### 7 Application Information

#### • Mono Mode



< Figure 7-2 Application Circuit Example Mono >

(Note) Connect a bypass capacitor (ceramic capacitor) between the following terminals.

REFA pin	and	AVSS pin	: 1.0 $\mu$ F to 4.7 $\mu$ F (0.8 $\mu$ F or more should be secured
			including its variation and temperature change.)
PVDD** pin	and	PVSS* pin	: 1µF

A bypass capacitor should be placed as closely to a pin as possible.

• 2.1ch (Stereo Mode  $\times 1$  + Mono Mode  $\times 1$ )



< Figure 7-3 Application Circuit Example 2.1ch >

(Note) Connect a bypass capacitor (ceramic capacitor) between the following terminals.

REFA pin	and	AVSS pin	: 1.0 $\mu$ F to 4.7 $\mu$ F (0.8 $\mu$ F or more should be secured
			including its variation and temperature change.)
PVDD** pin	and	PVSS* pin	: 1µF

A bypass capacitor should be placed as closely to a pin as possible.

#### 7 Application Information

#### • Mono Mode ×2



< Figure 7-4 Application Circuit Example Mono Mode ×2 >

(Note) Connect a bypass capacitor (ceramic capacitor) between the following terminals.

REFA pin	and	AVSS pin	: 1.0 $\mu$ F to 4.7 $\mu$ F (0.8 $\mu$ F or more should be secured
			including its variation and temperature change.)
PVDD** pin	and	PVSS* pin	: 1μF

A bypass capacitor should be placed as closely to a pin as possible.

# 8. Electrical Characteristics

## 8.1. Absolute Maximum Ratings

Item	Symbol	Condition	Min.	Max.	Unit	
Power Supply pin (PVDD) Voltage Range	V _{DDP}	_	-0.3	21.6	V	
Input Pin Voltage Range ^{*2)}	V _{IN1}	_		-0.3	4.6	V
Junction Temperature	T _{jmax}	_		I	150	°C
Storage Temperature	T _{STG}	_	-40	150	°C	
Power Dissipation	P _{D25}	4-layer Board,	$T_{A}^{*3)} = 25 \text{ °C}$	I	5.2 ^{*4)}	W
	P _{D70}	θja =23.6 °C /W	T _A ^{*3)} =70 °C	-	3.3*4)	W
	P _{D85}	θjc(ψjt) =0.2 °C /W	T _A *3)=85 °C	-	2.7 ^{*4)}	W
	P _{D25}	2-layer board,	$T_{A}^{*3)} = 25 \text{ °C}$	-	3.5 ^{*5)}	W
	P _{D70}	θja =35.2 °C /W	T _A ^{*3)} =70 °C	-	2.2*5)	W
	P _{D85}	$\theta jc(\psi jt) = 0.4 \text{ °C /W} T_{A}^{*3} = 85 \text{ °C}$		_	1.8 ^{*5)}	W
Speaker Impedence	R _{LS}	$V_{DDP} \ge 8V$	3.2	_	Ω	
Speaker impedance	R _{LS}	V _{DDP} <8V	6.4	_	Ω	

(Note) *1: Absolute Maximum Ratings are values which must not be exceeded to guarantee device reliability and life, and when using a device in excess of the ratings for even a moment, it may immediately cause damage to the device or may significantly deteriorate its reliability.

- *2: Input Pins: MUTEN, MCK, SCLK, LRCLK, SDATA, SLEEPN, CKMOD, TEST, GAIN, MONO, PLIMIT1, and PLIMIT2.
- *3: T_A: Air temperature of an open space as far away from the device under test as its contribution can be ignored.

*4: Using the thermal resistance θja of 23.6 °C/W obtained from a board described below.
Board layer: 4 layers, Size: 136[mm]× 85[mm], copper foil thickness: 35[μm],

board rayers, size. roo[nini]× oo[nini], copper for the kness.

Copper foil ratio: 377%, Thermal Pad: Soldered to the board,

Thermal via ( $\varphi$ 0.5mm): 9 from the exposed stage side to internal layers (VSS layer) and B side

*5: Using the thermal resistance  $\theta$  ja of 35.2 °C/W obtained from a board described below.

Board layer: 2 layers, Size: 136[mm] × 85[mm], copper foil thickness: 35[µm],

Copper foil ratio: 185%, Thermal Pad: Soldered to the board,

Thermal via ( $\varphi$ 0.5mm) : 9 from the exposed stage side to B side

## 8.2. Recommended Operating Conditions

Item	Symbol	Condition	Min.	Max.	Unit
Supply Voltage (PVDD)	V _{DDP}	5 ^{*1)}	_	18	V
Digital pins ^{*2)} Input Voltage H level	V _{IN}	2.0	3.3	3.6	V
SLEEPN pin Input Voltage H level	V _{IN}	2.2	3.3	3.6	V
Ambient Operating Temperature	T _A	-40	25	85	°C

(Note) *1: When operating below 8V ( $V_{DDP}$ ), the speaker impedance must be 8 $\Omega$  or higher.

*2: Digital Pins: MUTEN, MCK, SCLK, LRCLK, SDATA, and CKMOD

### 8.3. DC Characteristics

 $(V_{DDP} = 5V \text{ to } 18V, V_{SS} = 0V, T_A = -40 \text{ °C to } 85 \text{ °C, unless otherwise specified})$ 

Item		Symbol	Condition	Min.	Тур.	Max.	Unit
	Startup Threshold Voltage	$V_{\rm HUVLH}$	_	-	3.8	-	V
P VDD pill	Shutdown Threshold Voltage	V _{HUVLL}	_	_	3.7	_	V
	Input Voltage H level	V _{IH}	_	2.0	-	_	V
Digital pins ^{*1)}	Input Voltage L level	V _{IL}	-	-	-	0.8	V
	Input Impedance	$R_{IN_D}$	_	3.3	-	_	MΩ
SLEEPN pin	Input Voltage H level	V _{IH}	_	2.2	-	_	V
	Input Voltage L level	V _{IL}	_	_	-	0.5	V
	Input Impedance	$R_{IN_D}$	_	3.3	-	_	MΩ
PROTN pin Output Voltage		V _{OL}	I _{OL} =2mA	-	-	0.4	V
REFA pin Output Voltage		V _{REFA}	—	-	3.4	-	V
Current drawn from PVDD	at idling state	I _{DDPP}	V _{DDP} =12V, No load	Ι	31	_	mA
	at power-down state (SLEEPN="L")	I _{DDPS}	$V_{DDP} = 12V$ , No load, $T_A = 25 \text{ °C}$	_	7	_	μΑ
	at mute state (MUTEN="L")	I _{DDPM}	V _{DDP} =12V, No load	_	21	_	mA

(Note) *1: Digital Pins: MUTEN, MCK, SCLK, LRCLK, SDATA, and CKMOD

### 8.4. AC Characteristics

( $V_{DDP}$  = 5V to 18V,  $V_{SS}$  = 0V,  $T_A$  = -40 °C to 85 °C, unless otherwise specified)

Item		Symbol	Min.	Тур.	Max.	Unit
				11.290		
				12.288		
MCK	Input Frequency ^{*1)}	f _{MCK}	typ $\times$ 0.95	16.384	typ × 1.05	MHz
MCK				22.579		
				24.576		
	Duty	MCK _{DUT}	40	_	60	%
	Input Frequency	f _{SCLK}	-	64×fs		—
SCLK	Rise Time	t _{SCU}	_	_	15	ns
	Fall Time	t _{SCD}	_	_	15	ns
				32		
	Input Frequency	$\mathbf{f}_{\mathbf{S}}$	_	44.1	-	kHz
				48		
LRCLK	Setup Time	t _{LRS}	10	-	-	ns
	Hold Time	t _{LRH}	10	_	_	ns
	Rise Time	t _{LRU}	_	_	15	ns
	Fall Time	t _{LRD}	_	_	15	ns
SDATA	Setup Time	t _{SDS}	10	_	_	ns
	Hold Time	t _{SDH}	10	_	_	ns
	Rise Time	t _{SDU}	_	_	15	ns
	Fall Time	t _{SDD}	_	_	15	ns
MUTE Recovery Time (fs=48kHz)		t _{mrcv}	_	5.3	_	ms

(Note) *1: Refer to "Table 6-1 Carrier Clock Frequency" at page 15 for the MCK Input Frequency.



< Figure 8-1 Master Clock Input Timing >



< Figure 8-2 Digital Audio Interface Timing >

## 8.5. Analog Characteristics

 $(V_{DDP} = 12V, V_{SS} = 0V, T_A = 25 \text{ °C}, R_L = 8\Omega$ , unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit
	Stereo	Ро	V _{DDP} =15V, R _L =8Ω, THD+N=10%	_	15	_	W
Maximum Instantaneous Output			V _{DDP} =12V, R _L =8Ω, THD+N=10%	_	10	_	W
			$V_{DDP}=12V, R_L=6\Omega$	_	10 ^{*1)}	_	W
			$V_{DDP}$ =12V, $R_L$ =4 $\Omega$	_	10 ^{*1)}	_	W
		Ро	$V_{DDP}=15V, R_L=8\Omega,$ $T_A=70$ °C, 4-layer board	_	15	_	W
Maximum Continuous Output	Stereo		$V_{DDP}$ =12V, R _L =8 $\Omega$ , T _A =70 °C, 4-layer board	_	10	_	W
			$V_{DDP}$ =12V, R _L =6 $\Omega$ , T _A =70 °C, 4-layer board	_	10*1)	_	W
Total Harmonic Distortion	Stereo	THD+N	$R_L=8\Omega$ , Po=4.5W	_	0.05	_	%
Residual Noise	Stereo	Vn	$R_L=8\Omega$ , A-Weighted Filter	_	50	_	μVrms
S/N Ratio	Stereo	SNR	$R_L=8\Omega$ , A-Weighted Filter	_	105	_	dB
Channel Separation (L vs R)		CS	$R_L=8\Omega$ , 1kHz	_	90	_	dB
PSRR	Stereo	PSRR	PVDD applied, Vripple=200mVpp, f=1kHz	_	70	_	dB
Maximum Efficiency	Stereo	η	R _L =8Ω, Po=10W	_	92	_	%
			$R_L=4\Omega$ , Po=10W	-	85	-	%
Output Offset Voltage (Stereo) ^{*2)}		Vo	-	_	2	6	mV
Frequency Characteristics		f	20Hz	-1	0	1	dB
			20kHz	-3	0	1	dB

(Note) All analog characteristics were measured by using Yamaha evaluation board. Depending upon pattern layout etc., its characteristics may vary.

*1: The maximum output power when driving  $4\Omega$  and  $6\Omega$  loads must be 10W or less.

*2: An offset voltage is represented by taking typ. as  $\sigma$  and max. as  $3\sigma$ .

# 9. Package Information





詳しくはヤマハ代理店までお問い合わせください。

Note: 1. Special attention needs to be paid to the storage conditions and soldering method of the surface mount IC.

 Dimension, form, etc. may differ depending on assembly plants. For details, please contact your local Yamaha agent.

# 10. Appendix

- This chapter describes reference data for user to use this product effectively. Before actual use, please evaluate the product under your use conditions sufficiently.
- The information described in this chapter are not those provided for guaranteeing your product's performance and quality.
- This information is subject to change without notice for improvement etc.

### 10.1. Various Audio Characteristics

#### **10.1.1** Measurement Environment

Various audio characteristics are measured under the following system using YDA176 evaluation board.

When using an LC filter, a reference resistor of  $4\Omega$ ,  $6\Omega$ , or  $8\Omega$  is used as the load resistance.

When not using the filter, a reference resistor of  $4\Omega$ ,  $6\Omega$ , or  $8\Omega$  connecting in series with an inductance of  $30\mu$ H is used as a model of general 15W-class full range speaker.

A digital audio signal for the measurement is directly input into YDA176 Evaluation Board from Audio Precision audio analyzer (2700 series).

YDA176 output signals are sent to the audio analyzer via Audio Precision AUX-0025 (low-pass filter).

In general, AES17 filter is used for audio characteristics measurement.

A-Weighted filter is used for Noise measurement.

A stabilized power supply is used for this power supply.

(Note) *1: Contact our sales agent for details of the evaluation board.



< Figure 10-1 Audio Characteristics Measurement Environment >



CREATING 'KANDO' TOGETHER

NOTICE

The information provided is preliminary, and subject to change without notice. Please check for the latest information when using this product in your design.

	- AGENT	

## - YAMAHA CORPORATION -

Address Inquiries to Semiconductor Sale	o : es & Marketing Department
■Head Office	203, Matsunokijima, Iwata, Shizuoka, 438-0192, Japan Tel. +81-539-62-4918 Fax.+81-539-62-5054
■Tokyo Office	2-17-11, Takanawa, Minato-ku, Tokyo, 108-8586, Japan Tel. +81-3-5488-5431 Fax.+81-3-5488-5088
■Osaka Office	Universal City Wako Bldg. 6-2-82, Shimaya, Konohana-ku, Osaka, 554-0024, Japan Tel. +81-6-6465-0325 Fax.+81-6-6465-0391