SPECIFICATIONS

Prepared by	Approved by
王惠颖	牛红丽

CUSTOMER'S APPROVAL	
APPROVED BY:	DATE:

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 1 of 25

REVISION HISTORY

Rev	Date	Item	Page	Remark
1.0	MER.02.2018	New Creation	ALL	

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 2 of 25

LIST

1.Over View	(4)
2. Features	(4)
3. Mechanical Specification	(4)
4. Mechanical Drawing of EPD Module	(5)
5. Input/output Pin Assignment	(6-7)
6. Electrical Characteristics	` '
6.1 Absolute Maximum Rating	
6.2 Panel DC Characteristics	(8-9)
6.3 Panel DC Characteristics(Driver IC Internal Regulators)	(9)
6.4 Panel AC Characteristics	(9)
6.4.1 MCU Interface Selection	` '
6.4.2 MCU Serial Interface (4-wire SPI)	
6.4.3 MCU Serial Interface (3-wire SPI)	
6.4.4 Interface Timing	, ,
7.Command Table	,
8. Optical Specification	(18)
9. Handling, Safety, and Environment Requirements	
10. Reliability Test	` '
11. Block Diagram	` '
12. Typical Application Circuit with SPI Interface	
13 Typical Operating Sequence	
13.1Normal Operation Flow	(21)
13.2 Normal Operation Reference Program Code	
14. Part Number Definition	` ,
15. Inspection condition	, ,
15.1 Environment	(22)
15.2 Illuminance	(22)
15.3 Inspect method	` ,
15.4 Display area	, ,
15.5 Inspection standard	(23)
15.5.1 Electric inspection standard	
15.5.2 Appearance inspection standard	
16.Packaging	(25)

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 3 of 25

1. General Description

is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The 2.9inch active area contains 296×128 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL)

2.Features

System.


- 296×128 pixels display
- High contrast High reflectance
- Ultra wide viewing angle Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Waveform can stored in On-chip OTP or written by MCU
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor
- Built-in temperature sensor
- With black white, red display color

3. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	2.9	Inch	
Display Resolution	128(H)×296(V)	Pixel	DPI:112
Active Area	29.06×66.90	mm	
Pixel Pitch	0.227×0.226	mm	
Pixel Configuration	Rectangle		
Outline Dimension	36.7(H)×79.0 (V) ×1.20(D)	mm	
Weight	5.5±0.5	g	

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 4 of 25

4. Mechanical Drawing of EPD module



DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 5 of 25

5. Input / Output Terminals

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	О	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	NC	Positive Source driving voltage	
6	TSCL	0	I2C Interface to digital temperature sensor Clock pin	
7	TSDA	I/O	I2C Interface to digital temperature sensor Data pin	
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	0	Busy state output pin	Note 5-4
10	RES#	I	Reset signal input. Active Low.	Note 5-3
11	D/C#	I	Data /Command control pin	Note 5-2
12	CS#	I	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I	Serial Data pin (SPI)	
15	VDDIO	P	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	P	Power Supply for the chip	
17	VSS	P	Ground	
18	VDD	С	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	P	FOR TEST	Keep Open
20	VSH1	С	Positive Source driving voltage	
21	VGH	С	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	C	Negative Source driving voltage	
23	VGL	С	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	C	VCOM driving voltage	

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 6 of 25

- I = Input Pin, O =Output Pin, /O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin
- Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.
- Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.
- Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.
- Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when -Outputting display waveform -Communicating with digital temperature sensor
- Note 5-5: Bus interface selection pin

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 7 of 25

6. Electrical Characteristics

6.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +40	°C.
Storage Temp range	TSTG	-25 to+70	°C.

Note:

- 1.Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.
- 2. Optimal operating temperature range: 0-30 °C (@1pixel) 30~70%RH
- 3. The optimal storage environment: $23\pm2^{\circ}$ C $55\pm10^{\circ}$ RH


6.2 Panel DC Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.

Parameter	Symbol	Condition	Applicab le pin	Min.	Тур.	Max.	Unit
Single ground	Vss	7.24		U	0	2	V
Logic supply voltage	Vcı	5.0	VCI	2.2	3.0	3.7	V
Core logic voltage	VDD		VDD	1.7	1.8	1.9	V
High level input voltage	VIII	94	14	0.8 Vct	54	749	V
Low level input voltage	VIL				125	0.2 Vc1	V
High level output voltage	Von	IOH = -100uA	14	0.9 Vc1	, e	120	V
Low level output voltage	Vol	IOL = 100uA	5±3	-	194	0.1 Vc1	V
Typical power	P _{TYP}	V _{CI} =3.0V		-	12.9	13.5	mW
Deep sleep mode	PSTPY	Vc1 =3.0V	-		0.003	-	mW
Typical operating current	Iopr_VCI	Vci =3.0V	1.0	-	4.3	4.5	mA
Image update time	120	25 °C	-	1 2	12	15	sec
Sleep mode current	Islp_Vci	DC/DC off No clock No input load Ram data retain	, 2.	ā	20		uA
Deep sleep mode current	Idslp_Vci	DC/DC off No clock No input load Ram data not retain	(#3		1	5	uA

Notes: 1. The typical power is measured with following transition from horizontal 2 scale pattern to vertical

2 scale pattern.



DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 8 of 25

- 2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
- 3. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by YES

6.3 Panel DC Characteristics(Driver IC Internal Regulators)

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
VCOM output voltage	VCOM	-	VCOM	-2.5	-2	-1.5	V
Positive Source output voltage	V _{SH}		S0~S127	+14.5	+15	+15.5	·V
Negative Source output voltage	VsL		S0~S127	-15.5	-15	-14.5	v
Positive gate output voltage	Vgh		G0~G295	+21	+22	+23	V
Negative gate output voltage	Vgl	: :	G0~G295	-21	-20	-19	V

6.4 Panel AC Characteristics

6.4.1 MCU Interface Selection

The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Command Interface		ce Control Signal		al
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

6.4.2 MCU Serial Interface (4-wire SPI)

The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.


Function	CS#	D/C#	SCL
Write command	L	L	1
Write data	L	Н	1

Note: † stands for rising edge of signal

In the write mode SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM /Data Byte register or command Byte register according to D/C# pin.

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 9 of 25

Figure 6-1: Write procedure in 4-wire SPI mode



In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
- 3. After SCL change to low for the last bit of register, D/C# need to drive to high.
- 4. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ...D0.
- 5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 10 of 25

6.4.3 MCU Serial Interface (3-wire SPI)


The 3-wire serial interface consists of serial clock SCL, serial data SDA and CS#. This interface also supports Write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C#bit = 0).

Function	CS#	D/C#	SCL
Write command	L	Tie	1
Write data	L	Tie	1

Note: † stands for rising edge of signal


Figure 6-3: Write procedure in 3-wire SPI mode



In the Read mode:


- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. D/C=0 is shifted thru SDA with one rising edge of SCL
- 3. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0.
- 4. D/C=1 is shifted thru SDA with one rising edge of SCL
- 5. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ...D0.
- 6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 11 of 25



6.4.4 Interface Timing

The following specifications apply for: VSS=0V, VCI=3.0V, Topr =25°C.



DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 12 of 25

Serial Interface Timing Characteristics

(VCI - VSS = 2.2V to 3.7V, TOPR = 25°C, CL=20pF)

Write mode

Symbol	Parameter	Min	Тур.	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	20			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	20			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Symbol	Parameter	Min	Тур.	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIG H	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the rising edge of SCL		70		ns

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 13 of 25

7.Command Table

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	0	01	0	0	0	0	0	0	0	1	Driver Output	Gate setting		
0	1		A7	A6	A5	A4	A3	A2	A1	A0	control	Set A[8:0]=0127h		
0	1		0	0	0	0	0	0	0	A8		Set B[8:0]=00h		
0	1		0	0	0	0	0	B2	В1	B0				
0	0	03	0	0	0	0	0	0	1	1	Gate Driving	SetGate Driving voltage		
0	1		0	0	0	A4	A3	A2	A1	A0	voltage control	A[4:0]=17h[POR],VGH at 20V[POR] VGH setting from 10V to 21V		
0	0	04	0	0	0	0	0	1	0	0	Source Driving	SetSource Driving voltage		
0	1		A7	A6	A5	A4	A3	A2	A1	A0	voltage control	A[7:0]= 41h[POR],VSH1 at 15V		
0	1		B7	B6	B5	B4	В3	B2	BI	B0		B[7:0]=A Ch[POR], VSH2 at 5.4V C[7:0]= 32h[POR], VSL at -15V		
0	1		C7	C6	C5	C4	C3	C2	C1	C0		C[7.0]— 321[FOK], VSL at -15 V		
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep	Deep Sleep mode Control		
0	1		0	0	0	0	0	0	0	A ₀	mode	A[0]: Description		
												0 Normal Mode [POR]		
ļ. ,												1 Enter Deep Sleep Mode		
0	0	.11	0	0	0	1	0	0	0	1	Data Entry	Define data entry sequence		
0	1		0	0	0	Ö	0	A ₂	Aı	A ₀	mode setting	A [1:0] = ID[1:0]Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 -Y decrement, X decrement, 01 -Y decrement, X increment, 11 -Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.		
0	0	12	0	0	0	1	0	0	1	0	SWRESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode Note: RAM are unaffected by this command.		
0	0	18	0	0	0	1	1	0	0	0	Temperature	Temperature Sensor Selection		
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Sensor Control	A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor		

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 14 of 25

		_	_	_	_	_	_	_		-		
0	0	1A	0	0	0	1	1	0	_1	0	Temperature	Write to temperature register.
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Sensor Control (Write to	A[7:0] – MS Byte 01111111[POR] B[7:0] – LS Byte 11110000[POR]
0	1		В7	В6	В5	B4	0	0	0	0	temperature register)	
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence The Display Update Sequence Option is located at R22h User should not interrupt this operation to avoid corruption of panel images.
0	0	21	0	0	1.	0	0	0	0	1	Display Update	RAM content option for Display Update
0	1		0	0	0	0	A3	A2	A1	A0	Control 1	BW RAM option A[7:4]=0100 (For BW)
												A[3:0]=0000[POR] Normal
												A[3:0]=0100
												Bypass RAM content as 0
												A[3:0]=0100
												Inverse RAM content
0	0	22	0	0	1	0	0	0	1	0	Display Update Control 2	Display Update Sequence Option:
	1		A7	A6	A5	A4	A3	A2	A1	A0	Control 2	Enable the stage for Master Activation Setting for LUT from MCU
												Enable Clock Signal,
												Then Enable Analog
												Then PATTERN DISPLAY C7
												Then Disable Analog Then Disable OSC
												Setting for LUT from OTP according to
												external Temperature Sensor operation
												Then Enable Analog Then Load LUT 90
											į.	Enable Analog
												Then PATTERN DISPLAY
												Then Disable Analog Then Disable OSC
												Then Disable OSC
0	0	24	0	0	1	0	0	1	0	0	Write RAM (BW)	After this command, data entries will be written into the 1RAM until another command is written. Address pointers will advance accordingly. For Write pixel:
												Content of write RAM(BW)=1
												For Black pixel: Content of write RAM(BW)=0
											1	Content of write Kramin W.J. O.

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 15 of 25

0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED)	After this command, data entries will be written into the 2 RAM until another command is written. Address pointers will advance accordingly. For RED pixel: Content of write RAM(RED)=1 For White/Black pixel: Content of write RAM(RED)=0
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM	Set A[7:0]=2Fh
0	1		A7	A6	A5	A4	A3	A2	A1	A0	register	
0	0	2D	0	0	1	0	1	1	0	1	OTP Register	Read Register stored in OTP:
1	1		A7	A6	A5	A4	A3	A2	Al	A0	Read	1. A[7:0]~ B[7:0]: VCOM Information
1	1		B7	B6	B5	B4	В3	B2	В1	B0		3. C[7:0]~F[7:0]: Reserved 4. G[7:0]~H[7:0]: Module ID/ Waveform
1	1		C7	C6	C5	C4	C3	C2	C1	C0		Version [2bytes]
1	1		D7	D6	D5	D4	D3	D2	DI	D0		Exercise State
1	-1		E7	E6	E5	E4	E3	E2	E1	E0		
1	1		F7	F6	F5	F4	F3	F2	FI	F0		
1	1		G7	G6	G5	G4	G3	G2	G1	G0		
1	1		H7	Н6	H5	H4	H3	H2	H1	H0		
0	0	2F	0	0	1	0	1	1.	1	1	Status Bit Read	Read IC status Bit [POR 0x21] A[5]: HV Ready Detection flag [POR=1]
1	1		0	0	A5	A4	0	0	Al	A0		0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
0	0	32	0	0	1	1	0	0	1	0	Write LUT	Write LUT register from MCU interface
0	1		A7	A6	A5	A4	A3	A2	A1	A0	register	[70 bytes].
0	1		В7	В6	B5	В4	В3	B2	В1	B0		
0	1		3	20	12	:	3	:	:	17		
0	1		3	- 25	3	:	:	-	:	8		
0	1		:_	2	i:	:	35_	:	1:	:		
0	1			*	13	-		\$	3	- 23		

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 16 of 25

0	0	3A	0	0	1	1	1	0	1	0	Set dummy line		
0	1		0	A ₆	A5	A4	A ₃	A ₂	\mathbf{A}_1	A ₀	period	Frame frequ	e will give 50Hz ency
0	0	3B	0	0	1	1	1	0	1	1	Set Gate line	Set A[3:0]=0	
0	1		0	0	0	0	A ₃	A ₂	A ₁	Ao	width	Default value will give 50Hz	
	971		1807		-300	895	10000	25.117.22	1000	10.7357.		Frame frequency	
0	0	3C	0	0	1	1	1	1	0	0	Border		
0	1		A7	A ₆	A5	A_4	0	0	A_1	A ₀	Waveform	Select border waveform for VBD A [7:6] Select VBD	
											Control	A[7:6] Selec	Select VBD as
												00[POR]	GS Transition
												oo[rox]	Define A[1:0]
												01	Fix Level
												25.7	Define A [5:4]
												10	VCOM
												11	HIZ
												A [5:4] Fix L	evel Setting for VBD
												A[5:4]	VBD level
												00[POR]	VSS
												01	VSH1
												10	VSL
												11	VSH2
												parties the same of the programme of the same of the s	Transition setting for VBI VBD Transition
												A[1:0] 00 [POR]	LUT0
												01	LUT1
												10	
												10	LUT2 LUT3
0	0	44	0	1	0	0	0	1	0	0	Set RAM X -	11	LUT2 LUT3
-	100	44		-		- 55	-		100		Set RAM X - address Start /	11 Specify the s	LUT2
0	1	44	0	0	0	A ₄	A3	A ₂	A ₁	A ₀		Specify the s window addr address unit	LUT2 LUT3 tart/end positions of the ress in the X direction by an
0 0 0	100	44		-		- 55	-		100		address Start /	Specify the s window addr address unit A[4:0]: XSA	LUT2 LUT3 tart/end positions of the ress in the X direction by an [4:0], X Start, POR = 00h
0	1	44	0	0	0	A ₄	A3	A ₂	A ₁	A ₀	address Start /	Specify the s window addr address unit A[4:0]: XSA B[4:0]: XEA	LUT2 LUT3 tart/end positions of the ress in the X direction by an
0	1		0	0 0	0 0	A ₄ B ₄	A ₃ B ₃	A ₂ B ₂	A ₁	A ₀	address Start / End position Set Ram Y- address	Specify the s window addr address unit A[4:0]: XSA B[4:0]: XEA Specify the s window addr	LUT2 LUT3 tart/end positions of the ress in the X direction by an [4:0], X Start, POR = 00h [4:0], X End, POR = 0Fh
0 0 0 0	1 1 0		0 0 0 A ₇	0 0 1 A ₆	0	A ₄ B ₄ 0 A ₄	A ₃	A ₂ B ₂ 1 A ₂	A ₁ B ₁	A ₀ B ₀ 1 A ₀	address Start / End position Set Ram Y- address Start / End	Specify the s window addr address unit A[4:0]: XSA B[4:0]: XEA Specify the s window addr address unit	LUT2 LUT3 tart/end positions of the ress in the X direction by an [4:0], X Start, POR = 00h [4:0], X End, POR = 0Fh tart/end positions of the ress in the Y direction by an
0 0 0 0	1 1 0		0 0 0 A ₇	0 0 1 A ₆	0 0 0 0 A ₅	A ₄ B ₄	A ₃ B ₃ 0 A ₃	A ₂ B ₂ 1 A ₂ 0	A ₁ B ₁ 0 A ₁ 0	A ₀ B ₀ 1 A ₀ A ₈	address Start / End position Set Ram Y- address	Specify the s window addr address unit A[4:0]: XSA B[4:0]: XEA Specify the s window addr address unit A[8:0]: YSA	LUT2 LUT3 tart/end positions of the ress in the X direction by an [4:0], X Start, POR = 00h [4:0], X End, POR = 0Fh tart/end positions of the ress in the Y direction by an [8:0], Y Start, POR = 0127
0 0 0 0 0 0	1 1 0 1 1 1		0 0 0 A ₇	0 0 1 A ₆	0 0 0 A ₅	A ₄ B ₄ 0 A ₄ 0	A ₃ B ₃ 0 A ₃ 0	A ₂ B ₂ 1 A ₂	A ₁ B ₁ 0 A ₁	A ₀ B ₀ 1 A ₀ A ₈ B ₀	address Start / End position Set Ram Y- address Start / End	Specify the s window addr address unit A[4:0]: XSA B[4:0]: XEA Specify the s window addr address unit A[8:0]: YSA	LUT2 LUT3 tart/end positions of the ress in the X direction by an [4:0], X Start, POR = 00h [4:0], X End, POR = 0Fh tart/end positions of the ress in the Y direction by an
0 0 0	1 1 0 1	45	0 0 0 A ₇ 0 B ₇	0 0 1 A ₆ 0 B ₆	0 0 0 A ₅ 0 B ₅	A ₄ B ₄ 0 A ₄ 0 B ₄	A ₃ B ₃ 0 A ₃ 0 B ₃	A ₂ B ₂ 1 A ₂ 0 B ₂	A ₁ B ₁ 0 A ₁ 0 B ₁	A ₀ B ₀ 1 A ₀ A ₈	address Start / End position Set Ram Y- address Start / End position	Specify the s window addr address unit A[4:0]: XSA B[4:0]: XEA Specify the s window addr address unit A[8:0]: YSA B[8:0]: YEA	LUT2 LUT3 tart/end positions of the ress in the X direction by an [4:0], X Start, POR = 00h [4:0], X End, POR = 0Fh tart/end positions of the ress in the Y direction by an [8:0], Y Start, POR = 0127 [8:0], Y End, POR = 0000h
0 0 0 0 0 0	1 1 0 1 1 1		0 0 0 A ₇ 0 B ₇	0 0 1 A ₆ 0 B ₆	0 0 0 A ₅ 0 B ₅	A ₄ B ₄ 0 A ₄ 0 B ₄ 0	A ₃ B ₃ 0 A ₃ 0 B ₃ 0	A ₂ B ₂ 1 A ₂ 0 B ₂ 0	A ₁ B ₁ 0 A ₁ 0 B ₁ 0	A ₀ B ₀ 1 A ₀ A ₈ B ₀ B ₈	address Start / End position Set Ram Y- address Start / End	Specify the s window addr address unit A[4:0]: XSA B[4:0]: XEA Specify the s window addr address unit A[8:0]: YSA B[8:0]: YEA Make initial address in the	LUT2 LUT3 tart/end positions of the ress in the X direction by an [4:0], X Start, POR = 00h [4:0], X End, POR = 0Fh tart/end positions of the ress in the Y direction by an [8:0], Y Start, POR = 0127 [8:0], Y End, POR = 0000h settings for the RAM X e address counter (AC)
0 0 0 0 0 0	1 1 0 1 1 1 1 0	45	0 0 0 A ₇ 0 B ₇ 0	0 0 1 A ₆ 0 B ₆ 0	0 0 0 A ₅ 0 B ₅ 0	A ₄ B ₄ 0 A ₄ 0 B ₄ 0 0	A ₃ B ₃ 0 A ₃ 0 B ₃ 0 1	A ₂ B ₂ 1 A ₂ 0 B ₂ 0 1	A ₁ B ₁ 0 A ₁ 0 B ₁ 0	A ₀ B ₀ 1 A ₀ A ₈ B ₀ B ₈ 0	address Start / End position Set Ram Y- address Start / End position Set RAM X	Specify the s window addr address unit A[4:0]: XSA B[4:0]: XEA Specify the s window addr address unit A[8:0]: YSA B[8:0]: YEA Make initial address in the A[4:0]: XAD	LUT2 LUT3 tart/end positions of the ress in the X direction by an [4:0], X Start, POR = 00h [4:0], X End, POR = 0Fh tart/end positions of the ress in the Y direction by an [8:0], Y Start, POR = 0127 [8:0], Y End, POR = 0000h settings for the RAM X e address counter (AC) [4:0], POR is 00h
0 0 0 0 0 0	1 1 0 1 1 1 1 0 1	45 4E	0 0 0 A ₇ 0 B ₇ 0 0	0 0 1 A ₆ 0 B ₆ 0	0 0 0 A ₅ 0 B ₅ 0	A ₄ B ₄ 0 A ₄ 0 B ₄ 0 A ₄	A ₃ B ₃ 0 A ₃ 0 B ₃ 0 1 A ₃	A ₂ B ₂ 1 A ₂ 0 B ₂ 0 1 A ₂	A ₁ B ₁ 0 A ₁ 0 B ₁ 0 1 A ₁	A ₀ B ₀ 1 A ₀ A ₈ B ₀ B ₈ 0	address Start / End position Set Ram Y- address Start / End position Set RAM X address counter	Specify the s window addr address unit A[4:0]: XSA B[4:0]: XEA Specify the s window addr address unit A[8:0]: YSA B[8:0]: YEA Make initial address in the A[4:0]: XAD Make initial address in the	LUT2 LUT3 tart/end positions of the ress in the X direction by an [4:0], X Start, POR = 00h [4:0], X End, POR = 0Fh tart/end positions of the ress in the Y direction by an [8:0], Y Start, POR = 0127 [8:0], Y End, POR = 0000h settings for the RAM X e address counter (AC) [4:0], POR is 00h settings for the RAM Y e address counter (AC)
0 0 0 0 0 0 0	1 1 0 1 1 1 1 0 1	45 4E	0 0 A ₇ 0 B ₇ 0 0	0 0 1 A ₆ 0 B ₆ 0 1 0	0 0 0 A ₅ 0 B ₅ 0 0	A ₄ B ₄ 0 A ₄ 0 B ₄ 0 0 A ₄ 0	A ₃ B ₃ 0 A ₃ 0 B ₃ 0 1 A ₃	A ₂ B ₂ 1 A ₂ 0 B ₂ 0 1 A ₂	A ₁ B ₁ 0 A ₁ 0 B ₁ 0 1 1	A ₀ B ₀ 1 A ₀ A ₈ B ₀ B ₈ 0 A ₀	address Start / End position Set Ram Y- address Start / End position Set RAM X address counter Set RAM Y	Specify the s window addr address unit A[4:0]: XSA B[4:0]: XEA Specify the s window addr address unit A[8:0]: YSA B[8:0]: YEA Make initial address in the A[4:0]: XAD Make initial address in the	LUT2 LUT3 tart/end positions of the ress in the X direction by an [4:0], X Start, POR = 00h [4:0], X End, POR = 0Fh tart/end positions of the ress in the Y direction by an [8:0], Y Start, POR = 0127 [8:0], Y End, POR = 0000h settings for the RAM X e address counter (AC) [4:0], POR is 00h settings for the RAM Y
0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 0 1	45 4E	0 0 0 A ₇ 0 B ₇ 0 0 0	0 0 1 A ₆ 0 B ₆ 0 1 0	0 0 0 A ₅ 0 B ₅ 0 0 0	A ₄ B ₄ 0 A ₄ 0 B ₄ 0 A ₄ 0 A ₄ 0 A ₄	A ₃ B ₃ 0 A ₃ 0 B ₃ 0 1 A ₃ 1 A ₃	A ₂ B ₂ 1 A ₂ 0 B ₂ 0 1 A ₂ 1 A ₂ 0 A ₂	A ₁ B ₁ 0 A ₁ 0 B ₁ 0 1 A ₁ A ₁	A ₀ B ₀ 1 A ₀ A ₈ B ₀ B ₈ 0 A ₀ 1 A ₀	address Start / End position Set Ram Y- address Start / End position Set RAM X address counter Set RAM Y	Specify the s window addr address unit A[4:0]: XSA B[4:0]: XEA Specify the s window addr address unit A[8:0]: YSA B[8:0]: YEA Make initial address in the A[4:0]: XAD Make initial address in the	LUT2 LUT3 tart/end positions of the ress in the X direction by an [4:0], X Start, POR = 00h [4:0], X End, POR = 0Fh tart/end positions of the ress in the Y direction by an [8:0], Y Start, POR = 0127 [8:0], Y End, POR = 0000h settings for the RAM X e address counter (AC) [4:0], POR is 00h settings for the RAM Y e address counter (AC) [8:0], POR is 0127h
0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 0 1	45 4E 4F	0 0 0 A ₇ 0 B ₇ 0 0 0 0	0 0 1 A ₆ 0 B ₆ 0 1 0	0 0 0 A ₅ 0 B ₅ 0 0 0 0 0 A ₅	A ₄ B ₄ 0 A ₄ 0 B ₄ 0 0 A ₄ 0 A ₄ 0 0	A ₃ B ₃ 0 A ₃ 0 B ₃ 0 1 A ₃ 0 1 A ₃ 0	A ₂ B ₂ 1 A ₂ 0 B ₂ 0 1 A ₂ 0 1 A ₂ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	A ₁ B ₁ 0 A ₁ 0 B ₁ 0 1 A ₁ 1 A ₁	A ₀ B ₀ 1 A ₀ A ₈ B ₀ B ₈ 0 A ₀ 1 A ₀	address Start / End position Set Ram Y- address Start / End position Set RAM X address counter Set RAM Y address counter	Specify the s window addr address unit A[4:0]: XSA B[4:0]: XEA Specify the s window addr address unit A[8:0]: YSA B[8:0]: YEA Make initial address in the A[4:0]: XAD Make initial address in the A[8:0]: YAD	LUT2 LUT3 tart/end positions of the ress in the X direction by an [4:0], X Start, POR = 00h [4:0], X End, POR = 0Fh tart/end positions of the ress in the Y direction by an [8:0], Y Start, POR = 0127 [8:0], Y End, POR = 0000h settings for the RAM X e address counter (AC) [4:0], POR is 00h settings for the RAM Y e address counter (AC) [8:0], POR is 0127h
0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 0 1 1 0	45 4E 4F	0 0 0 A ₇ 0 B ₇ 0 0 0 0 0	0 0 1 A ₆ 0 B ₆ 0 1 0	0 0 0 A ₅ 0 B ₅ 0 0 0 0 A ₅	A ₄ B ₄ 0 A ₄ 0 B ₄ 0 0 A ₄ 0 0 A ₄ 1	A ₃ B ₃ 0 A ₃ 0 B ₃ 0 1 A ₃ 1 A ₃ 0 0	A ₂ B ₂ 1 A ₂ 0 B ₂ 0 1 A ₂ 1 A ₂ 1 A ₂ 1 A ₂	A ₁ B ₁ 0 A ₁ 0 B ₁ 0 1 A ₁ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	A ₀ B ₀ 1 A ₀ A ₈ B ₀ B ₈ 0 A ₀ A ₀ 1 A ₀ A ₀ 0	address Start / End position Set Ram Y- address Start / End position Set RAM X address counter Set RAM Y address counter	Specify the s window addr address unit A[4:0]: XSA B[4:0]: XEA Specify the s window addr address unit A[8:0]: YSA B[8:0]: YEA Make initial address in the A[4:0]: XAD Make initial address in the A[8:0]: YAD	LUT2 LUT3 tart/end positions of the ress in the X direction by an [4:0], X Start, POR = 00h [4:0], X End, POR = 0Fh tart/end positions of the ress in the Y direction by an [8:0], Y Start, POR = 0127 [8:0], Y End, POR = 0000h settings for the RAM X e address counter (AC) [4:0], POR is 00h settings for the RAM Y e address counter (AC) [8:0], POR is 0127h

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 17 of 25

8. Optical Specification

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ.	Max	Units	Notes
R	White Reflectivity	White	30	35		%	8-1
CR	Contrast Ratio	indoor	8:1		£5		8-2
GN	2Grey Level	-	1/61	DS+(WS-DS)*n(m-1)			8-3
T update	Image update time	at 25 °C	121	12	20	sec	
Life		0°C~40°C		1000000times or 5years			

- Notes: 8-1. Luminance meter: Eye-One Pro Spectrophotometer.
 - 8-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.
 - 8-3 WS: White state, DS: Dark state

9. Handling, Safety and Environmental Requirement

Warning

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

Caution

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components. Disassembling the display module.

Disassembling the display module can cause permanent damage and invalidates the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

	Data sheet status
Product specification	This data sheet contains final product specifications.
	Limiting values
or more of the limiting valu operation of the device at the	n accordance with the Absolute Maximum Rating System (IEC 134). Stress above one it is may cause permanent damage to the device. These are stress ratings only and these or at any other conditions above those given in the Characteristics sections of the
specification is not implied	 Exposure to limiting values for extended periods may affect device reliability.

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 18 of 25


10. Reliability test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T=60°C, RH=35%, 240h Test in white pattern
3	High-Temperature Operation	T=40°C, RH=35%, 240h
4	Low-Temperature Operation	0°C, 240h
5	High-Temperature, High-Humidity Operation	T=40°C, RH=80%, 168h
6	High Temperature, High Humidity Storage	T=50°C, RH=80%, 240h Test in white pattern
7	Temperature Cycle	1 cycle:[-25°C 30min]→[+60 °C 30 min] : 50 cycles Test in white pattern
8	UV exposure Resistance	765W/m² for 168hrs,40 °C Test in white pattern
9	ESD Gun	Air+/-15KV;Contact+/-8KV (Test finished product shell,not display only) Air+/-8KV;Contact+/-6KV (Naked EPD display,no including IC and FPC area) Air+/-4KV;Contact+/-2KV (Naked EPD display,including IC and FPC area)


Note: Put in normal temperature for 1hour after test finished, display performance is ok.

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 19 of 25

11. Block Diagram



12. Typical Application Circuit with SPI Interface



DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 20 of 25

13 Typical Operating Sequence 13.1Normal Operation Flow Power On (Apply VCI) Reset the EPD driver IC Turn on the oscillator clock and DC/DC regulator to generate the drive voltage Define the display size and RAM address , border LUT written from MCU Load image data and update Enter into Power Off deep sleep

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 21 of 25

13.2Normal Operation Reference Program Code

the state of the s	
POWER O	N
10ms	
IN CONFIG	- 411
iigh	Hardware reset
200us	
ow	
00us	
	Wait for busy low
	Software reset
	Wait for busy low
Data 0x54	Set Analog Block Control
Data 0x3B	Set Digital Block Control
Data 0x27 0x01 0x00	Set display size and driver output control
Data 0x01	Ram data entry mode
Data 0x00 0x0F	Set Ram X address
Data 0x27 0x01 0x00 0x00	Set Ram Y address
Data 0x01	Set border
SET VOLTAGE AND	LOAD LUT
Data 0x2F	Set VCOM value
Data 0x17	Gate voltage setting
Data 0x41 0xAC 0x32	Source voltage setting
Data 0x30	Frame setting 50hz
Data 0x0A	
Write 70bytes LUT	Load LUT
LOAD IMAGE AND	UPDATE
Data 0x00	Set Ram X address counter
Data 0x27 0x01	Set Ram Y address counter
736bytes	Load BW image (128/8*296)
Data 0x00	Set Ram X address counter
Data 0x27 0x01	Set Ram Y address counter
736bytes	Load RED image (128/8*296)
Data 0XC7	Image update
	Wait for busy low
Data 0X01	Enter deep sleep mode
POWER OFF	
	IN CONFIG high 200us ow 200us Outa 0x54 Data 0x3B Data 0x27 0x01 0x00 Data 0x01 Data 0x00 0x0F Data 0x27 0x01 0x00 0x00 Data 0x01 SET VOLTAGE AND Data 0x2F Data 0x17 Data 0x41 0xAC 0x32 Data 0x30 Data 0x0A Write 70bytes LUT LOAD IMAGE AND Data 0x27 0x01 1736bytes Data 0x27 0x01

14. Part Number Definition TBD

15. Inspection condition

15.1 Environment


Temperature: 25±3°C Humidity: 55±10%RH

15.2 Illuminance


Brightness:1200~1500LUX;distance:20-30CM;Angle:Relate 30°surround.

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 22 of 25

15.3 Inspect method



15.4 Display area



15.5 Inspection standard

15.5.1 Electric inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	Display	Display complete Display uniform	MA		
2	Black/White spots	D≤0.25mm, Allowed 0.25mm <d≤0.4mm。n≤3, 0.4mm<d="" allow<="" and="" distance≥5mm="" not="" td=""><td>MI</td><td>Visual inspection</td><td></td></d≤0.4mm。n≤3,>	MI	Visual inspection	
3	Black/White spots (No switch)	L≤0.6mm, W≤0.2mm, N≤1 L≤2.0mm,W>0.2mm, Not Allow L>0.6mm, Not Allow		Visual/ Inspection card	Zone A
4	Ghost image	Allowed in switching process	MI	Visual inspection	

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 23 of 25

5	Flash spots/ Larger FPL size	Flash spots in switching, Allowed FPL size larger than viewing area, Allowed	MI	Visual/ Inspection card	Zone A Zone B
6	Display wrong/Missing	All appointed displays are showed correct	MA	Visual inspection	Zone A
6	Short circuit/ Circuit break/ Display abnormal	Not Allow		Inspection	

15.5.2 Appearance inspection standard

NO.	Item	Standard	Defect level	Method	Scope
Ĭ	B/W spots /Bubble/ Foreign bodies/ Dents	D=(L+W)/2 D≤0.25mm, Allowed 0.25mm <d≤0.4mm, d="" n≤3="">0.4mm, Not Allow</d≤0.4mm,>	MI	Visual inspection	Zone A
2	Glass crack	Not Allow	MA	Visual	Zone A Zone B
3	Dirty	Allowed if can be removed	MI	/ Microscope	Zone A Zone B
4	Chips/Scratch/ Edge crown	X≤3mm,Y≤0.5mm 2mm≤X or 2mm≤Y Allow W≤0.1mm,L≤5mm, n≤ 2 Edge crown: X≤0.3mm, Y≤3mm	MI	Visual / Microscope	Zone A Zone B

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 24 of 25

5	Substrate color difference	Allowed			
6	FPC broken/ Goldfingers oxidation/ scratch	Not Allow	МА	Visual / Microscope	Zone B
7	PCB damaged/ Poor welding/ Curl	PCB (Circuit area) damaged Not Allow PCB Poor welding Not Allow PCB Curl≤1%	MI	Visual / Ruler	Zone B
8	Edge Adhesives height/FPL/ Edge adhesives bubble	Edge Adhesives height ≤ Display surface Edge adhesives seep in≤1/2 Margin width FPL tolerance ±0.3mm Edge adhesives bubble: bubble Width ≤1/2 Margin width; Length ≤0.5mm n≤3			
9	Protect film	Surface scratch but not effect protect function, Allowed		Visual Inspection	

16.Packing TBD

DATE MAR.02.2018	Version	1.0	TECHNICAL SPECIFICATION
LCM			Page 25 of 25