Motorcommo Motorcommitor Motorcommito Notorcomm for Midea Motorcom YT8512C YT8512H Datasheet FAST ETHERNET TRANSCEIVER

V1.15 DATE 2022/05/11





	-11 to			
*	Motorcomm YT	8512C YT8512	2H Datasheet 裕太微电子 Motor Comm	<u>-</u>
Motor	Revision History	NOTE		
6.	Revision	Release Date	Summary	
	1.0	2019/07/11	Add POS, WOL description	•
			Update Register table	
	1.01	2019/09/04	Update Electrical Characteristics	
	1.02	2019/09/11	Modify RBIAS resistor to 2.49k ohm	
	1.03	2019/10/16	Modify errors	
	1.04	2019/11/05	Update Register	
	1.05	2019/11/12	Update Block diagram	-
	1.06	2020/01/13	Add EPAD description	
	1.07	2020/03/16	Modify package information, ordering information	
		LOD	Add thermal resistance	Midea
	1.08	2020/03/23	Add Copyright Statement and Disclaimer	NIN MARK
	FOR		Add Reg ext 0x200a	
5	1.09	2020/03/26	Add Packaging Type Release	
Motor		NOTE	Release	
12	1.10	2020/04/22	Modify Thermal resistance description	
			Pin 30,31,32 pin Description	
	1.11	2020/04/24	Update Register	
			Modify RMII description	
	1.12	2020/10/16	Modify company name and logo	
	1.13	2020/12/17	Modify power sequence description.	
	1.14	2021/10/17	Modify RMII timing	
	1.15	2022/05/11	Add FLPs timing	

comm for Midea crom for Midea ann for Midea





本文档版权归苏州裕太微电子有限公司(以下简称"裕太微电子")所有,并保留一切权利。未经裕太微电 子书面许可,任何公司和个人不得将此文档中的任何部分复制、传播、披露或以其他方式散发给第三方。 否则裕太微电子将保留追究其法律责任的权利。

This document is copyright of Suzhou Motorcomm Electronic Technology Co., Ltd. ("Motorcomm"). All rights reserved. No company or individual may copy, disseminate, disclose or otherwise distribute any part of this document to any third party without the written consent of Motorcomm. If any company or individual so does, Motorcomm reserves the right to hold it or him liable therefor.

免责声明 Disclaimer

crown for Midea

本文档仅提供阶段性信息,所含内容将/可根据产品的实际情况随时更新,恕不另行通知。如因文档使用不 当造成直接或间接损失,裕太微电子不承担任何责任。

MotorcommforMidea This document only provides periodic information, and its contents will/may be updated from time to time according to actual situation of Motorcomm's products without further notice. Motorcomm will not take any responsibility for Motorcomment .dir. any direct or indirect losses caused due to improper use of this document.

crown for Midea

comm for Midea

裕太微电子 MotorComm

	1.	General Description	8	
		Target Application	8	
		Block Diagram	9	
	2.	Feature	10	
	3.	Pin Assigment	11	
		YT8512C YT8512H QFN32 5x5mm	11	
		Pin Descriptions	12	
		Power on strapping	16	
		Mode config	17	ð
		PHY address	17	50
		PHY address		
	3	Function Description	19	
	_c o	Application Diagram	19	
NOTO	0	100Base-Tx/10Base-Te application	19	
No		MII interface	19	
		RMII interface	20	
		Management interface	20	
		DAC	20	
		ADC	20	
		Adaptive equalizer	21	
		Auto- negotiation	21	
		Polarity detection and auto correction	21	
		EEE	21	
	4	Operational Description	22	
		Reset	22	2
		PHY Address	22	\$°°
		all	1 CM	
		Reset	22	3
	Ċ			

	40° 40°	<u>``</u>
Mo	torcomm YT8512C YT8512H Datasheet 裕太行	▼ 微电子 rComm
NOTON -	torcomm YT8512C YT8512H Datasheet XMII interface	23
C/2	MII	23
	RMII	23
	REMII interface	24
	Loopback mode	25
	Internal loopback:	25
	External loopback	25
	Remote loopback	25
	WoL Wake on lan	27
	WOL	27
	WOL mechanism	27
	WOL Interrupt	28
5	Register Overview	29 Nice
	MII Management Interface Clause 22 Register Programming	
	MII Registers	30
Motorcor	Mii register 00h: Basic control register	30
ALON C	Mii register 01h: Basic status register	31
N	Mii register 01h: Basic status register Mii register 02h: PHY identification register1	33
	Mii register 03h: PHY identification register2	33
	MII register 04h: Auto-Negotiation advertisement	33
	MII register 05h: Auto-Negotiation link partner ability	36
	MII register 06h: Auto-Negotiation expansion register	38
	MII register 07h: Auto-Negotiation Next Page register	39
	MII register 08h: Auto-Negotiation link partner Received Next Page register	39
	MII register 0Ah: MASTER-SLAVE status register	40
	MII register 0Dh: MMD access control register	41
	MII register 0Eh: MMD access data register	42
	Mii register 0Fh: Extended status register	42
	MII register 10h: PHY specific function control register	42
	it is it is a second se	1 <u> </u>
	Mii register 0Fh: Extended status register MII register 10h: PHY specific function control register	4
Ó	u. ou ou	

	401 401	19
	orcomm YT8512C YT8512H Datasheet 裕元 MII register 11h: PHY specific status register	
Mot	orcomm YT8512C YT8512H Datasheet 裕才	大微电子 otorComm
NOTO	MII register 11h: PHY specific status register	43
Cr.	MII register 12h: Interrupt Mask Register	45
	MII register 13h: Interrupt Status Register	46
	MII register 14h: Speed Auto Downgrade Control Register	47
	MII register 15h: Rx Error Counter Register	48
	MII register 1Eh: Debug Register's Address Offset Register	48
	MII register 1Fh: Debug Register's Data Register	48
I	Extended register	49
	EXT 200Ah: 10BT Power control, Register	49
	EXT 4000h: extended combo control1	49
	EXT 4001h: extended pad control	50
	EXT 4003h: extended combo control2	50 🔊
	EXT 4004h: WOL MAC Address	51 NIO
	EXT 4005h: WOL MAC Address	
4	EXT 4006h: WOL MAC Address	
, col	EXT 40A0h: pkg_selftest control	52
Motorcol	EXT 40A1h: pkg_selftest control	53
N	EXT 40A0h: pkg_selftest control EXT 40A1h: pkg_selftest control EXT 40A2h: pkg_selftest control	53
	EXT 40A3h: pkg_selftest status	53
	EXT 40A4h: pkg_selftest status	53
	EXT 40A5h: pkg_selftest status	54
	EXT 40A6h: pkg_selftest status	54
	EXT 40A7h: pkg_selftest status	54
	EXT 40A8h: pkg_selftest status	54
	EXT 40A9h: pkg_selftest status	54
	EXT 40Aah: pkg_selftest status	55
	EXT 40Abh: pkg_selftest status	55
	EXT 40Ach: pkg_selftest status	55
	EXT 40Adh: pkg_selftest status	55 10
	EXT 40Ach: pkg_selftest status EXT 40Adh: pkg_selftest status	101
		5
S.		

	401 401	19	
		5711	
No.	otorcomm YT8512C YT8512H Datasheet 裕道	太微电子 otorComm	
NO ^{XO}	otorcomm YT8512C YT8512H Datasheet EXT 40Aeh: pkg_selftest status	55	
h	EXT 40Afh: pkg_selftest status		
	EXT 40B0h: pkg_selftest status		
	EXT 40B1h: pkg_selftest status		
	EXT 40B2h: pkg_selftest status		
	EXT 40B3h: pkg_selftest status		
	EXT 40B4h: pkg_selftest status		
	EXT 40B5h: pkg_selftest status		
	EXT 40B6h: pkg_selftest status		
	EXT 40B7h: pkg_selftest control		
	EXT 40B8h: pkg_selftest control		
	EXT 40B9h: pkg_selftest control		Ъ
	EXT 40BAh: pkg_selftest control		
	EXT 40C0h: LED0 control		
	EXT 40C1h: LED0/1 control		
, c ^C	EXT 40C2h: LED0/1 control	62	
Motorco	EXT 40C3h: LED1 control Timing and electrical characteristics		
6	Timing and electrical characteristics		
	Absolute Maximum Ratings		
	Recommended Operating Condition		
	Crystal Requirement		
	Oscillator/External Clock Requirement	67	
	DC Characteristics	67	
	MDC/MDIO Timing		
	Power On Sequence/Clock/Reset		
	Auto-Negotiation Fast Link Pulse (FLP) Timing		
	MII Transmission Cycle Timing	70	
	MII Reception Cycle Timing		Ъ
	RMII1 Transmission and Reception Cycle Timing		
	MII Reception Cycle Timing	64 -	
		<u> </u>	6
		-	

		otorcomm YT8512C YT8512H Datasheet 裕太微电子 Motor Comm RMII2 Transmission and Reception Cycle Timing
	M	otorcomm YT8512C YT8512H Datasheet 裕太微电子 Motor Comm
MOTO		RMII2 Transmission and Reception Cycle Timing
	7	Power Requirements
		Power consumption
		MII mode
		RMII mode
		Maximum Power Consumption MII MODE
	8	Package information
		RoHS-Compliant Packaging75
		Thermal resistance
	9	Mechanical Information76
	10	Ordering Information
		Ordering Information
Motor	c ^C	Motorcomm Notorcomm
-		



The YT8512C YT8512H is a low power single-port 10/100 Mbps Ethernet PHY. It provides all physical layer functions needed to transmit and receive data over both standard twisted pair cables transceiver. Additionally, the YT8512C YT8512H provides flexibility to connect to a MAC through a standard MII and RMII interface.

40'

谷太微电子 Motor Comm

The YT8512C YT8512H uses mixed-signal processing to perform equalization, data recovery, and error correction to achieve robust operation over CAT5 twisted-pair cable.

The YT8512C YT8512H offers integrated built-in self-test and loopback capabilities for ease of use.


The YT8512C YT8512H offers innovative and robust approach for reducing power consumption

through EEE, WoL and other programmable energy savings modes.

MotorcommforMidea MotorcommforMidea TARGET APPLICATION General Embedded Applications Video Surveillance Industrial Controls Motor Factory Automation



MII, RMII





Motorcomm YT8512C YT8512H Datasheet 2. FEATURE • EFE 802 3nz EEE


Motorcoft


裕太微电子 MotorComm

MotorcommforMidea

- EEE 802.3az, EEE
- 100Base-TX •
- 10Base-Te
- MII mode •
- RMII mode
- Full/Half duplex
- Auto-negotiation .
- Power down mode •
- Base Line Wander (BLW) compensation
- Auto MDIX •
- Interrupt function
- WOL, Wake on Lan
- Automatic Polarity correction
- 2 sets LED indicator
- 25 MHz crystal or OSC
- comm for Midea Provide 50Mhz clock source for MAC
- Motorcor Single Power supply, internal LDO
 - Package QFN 32, 5x 5mm









Motorcomm YT8512C YT8512H Datasheet PIN DESCRIPTIONS • I = Input

Motorcof 裕太微电子 MotorComm

- I = Input
- O = Output•
- I/O = Bidirectional •
- OD = Open-drain output
- PU = Internal pull-up •
- PD = Internal pull-down •
- HZ= High Impendence during power on reset •
- PWR= Power related •
- XT= Crystal related •

MotorcommforMidea MotorcommforMidea MotorcommforMidea





I	Motor	comm YT85120	; YT8512H	l Da tasheet ※十個中子	
, XO	0	comm YT85120	ator	Motor Comm	
ZV	No.	Name	Туре	Description	
•	1	RBIAS	I	Bias Resistor.	
				An external 2.49 k Ω ±1% resistor must be connected	
				between the RBIAS pin and GND	
	2	AVDDL_REG	PWR/O	Power Output.	
				Be sure to connect a 1uF +0.1uF ceramic capacitor for	
				decoupling purposes.	
	3	TRXP0	IO	Transmit/Receive Pairs for channel 0. Differential data	
				from copper media is transmitted and received on the	
				single TRD \pm signal pair. There are 50 Ω internal	
	4	TRXN0	ΙΟ	terminations on each pin. Since this device incorporates	
				voltage driven DAC, it does not require a center-tap	
				power supply.	
	5	TRXP1	ΙΟ	Transmit/Receive Pairs for channel 1. Differential data	
				from copper media is transmitted and received on the	
		~		single TRD \pm signal pair. There are 50 Ω internal	
		200		terminations on each pin. Since this device incorporates	6
	6	TRXN1	IO	voltage driven DAC, it does not require a center-tap	$\tilde{N}^{(0)}$
		~ P.		power supply.	2
	7	AVDD33	PWR	3.3V Analog Power Input.	
	~			3.3V power supply for analog circuit; should be well	
	de,			decoupled.	
NOTON	8	RX_DV	O/PD	Receive Data Valid.	
XO			XO	This pin's signal is asserted high when received data is	
V0.			No	present on the RXD[3:0] lines. The signal is de-asserted	
			12	at the end of the packet. The signal is valid on the rising	
				edge of the RXC.	
				This pin should be pulled low when operating in MII	
				mode.	
				Power On Strapping for MII/RMII selection.	
				0: MII mode	
				1: RMII mode	
				An internal weakly pulled low resistor sets this to the	
				default of MII mode. It is possible to use an external	
				4.7KΩ pulled high resistor to enable RMII mode.	
				After power on, the pin operates as the Receive Data	
				Valid pin.	
	9	RXD[0]	O/PD	Receive Data [0]	
	10	RXD[1]	O/PD	Receive Data [1]	
				An internal weakly pulled low resistor sets RXD[1] to the	
		.00		LED function (default). Use an external $4.7K\Omega$ pulled	. (
		00 in		high resistor to enable the WOL function.	Oin
		tor Midea		An internal weakly puned low resistor sets KAD[1] to the LED function (default). Use an external 4.7KΩ pulled high resistor to enable the WOL function.	2.
		40		40 40	
	4	\`\			
	\sim				


			<u>40</u>		50	
12 RXD[3]/CLK_CTL O/PD Receive Data [3] RXD[3]/CLK_CTL pin is the Power On Strapping in RXD[3]/CLK_CTL pin is the Power On Strapping in RXD[3]/CLK_CTL to utput mode, RMI11 mode 0: REF_CLK output mode, RMI12 mode Note: An internal weakly pulled low resistor sets RXD[3]/CLK_CTL to REF_CLK output mode (default). 13 RXC O/PD Receive Clock. This pin provides a continuous clock reference for RX_DV and RXD [0:3] signals. RXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps mode. 14 DVDD33 PWR 3.3V Digital Power Input. 3.3V power supply for digital circuit. 15 TXC IO/PD Mill Mode Transmit Clock. This pin provides, tecontinuous clock as a timing reference for TXD [3:0] and TXEN signals. TXC is 25MHz in 10Mbps mode and 2.5MHz in 10Mbpsmode RWIT Mode 16 TXD[0] LPD Transmit Data [0] 17 TXD[1] LPD Transmit Data [0] 18 TXD[2] LPD Transmit Data [1] 18 TXD[2] LPD Transmit Data [2] 19 TXD[3] LPD Transmit Data [2] 19 TX_EN LPD Transmit Data [2] 19 TX_EN LPD Transmit Data [2] 19 TXD[3] LPD Transmit Data [2] 19 TXD[3] LPD Transmi		6				
12 RXD[3]/CLK_CTL O/PD Receive Data [3] RXD[3]/CLK_CTL pin is the Power On Strapping in RXD[3]/CLK_CTL pin is the Power On Strapping in RXD[3]/CLK_CTL to utput mode, RMI11 mode 0: REF_CLK output mode, RMI12 mode Note: An internal weakly pulled low resistor sets RXD[3]/CLK_CTL to REF_CLK output mode (default). 13 RXC O/PD Receive Clock. This pin provides a continuous clock reference for RX_DV and RXD [0:3] signals. RXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps mode. 14 DVDD33 PWR 3.3V Digital Power Input. 3.3V power supply for digital circuit. 15 TXC IO/PD Mill Mode Transmit Clock. This pin provides, tecontinuous clock as a timing reference for TXD [3:0] and TXEN signals. TXC is 25MHz in 10Mbps mode and 2.5MHz in 10Mbpsmode RWIT Mode 16 TXD[0] LPD Transmit Data [0] 17 TXD[1] LPD Transmit Data [0] 18 TXD[2] LPD Transmit Data [1] 18 TXD[2] LPD Transmit Data [2] 19 TXD[3] LPD Transmit Data [2] 19 TX_EN LPD Transmit Data [2] 19 TX_EN LPD Transmit Data [2] 19 TXD[3] LPD Transmit Data [2] 19 TXD[3] LPD Transmi	1	Mator			Patashaat	
12 RXD[3]/CLK_CTL O/PD Receive Data [3] RXD[3]/CLK_CTL pin is the Power On Strapping in RXD[3]/CLK_CTL pin is the Power On Strapping in RXD[3]/CLK_CTL to utput mode, RMI11 mode 0: REF_CLK output mode, RMI12 mode Note: An internal weakly pulled low resistor sets RXD[3]/CLK_CTL to REF_CLK output mode (default). 13 RXC O/PD Receive Clock. This pin provides a continuous clock reference for RX_DV and RXD [0:3] signals. RXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps mode. 14 DVDD33 PWR 3.3V Digital Power Input. 3.3V power supply for digital circuit. 15 TXC IO/PD Mill Mode Transmit Clock. This pin provides, tecontinuous clock as a timing reference for TXD [3:0] and TXEN signals. TXC is 25MHz in 10Mbps mode and 2.5MHz in 10Mbpsmode RWIT Mode 16 TXD[0] LPD Transmit Data [0] 17 TXD[1] LPD Transmit Data [0] 18 TXD[2] LPD Transmit Data [1] 18 TXD[2] LPD Transmit Data [2] 19 TXD[3] LPD Transmit Data [2] 19 TX_EN LPD Transmit Data [2] 19 TX_EN LPD Transmit Data [2] 19 TXD[3] LPD Transmit Data [2] 19 TXD[3] LPD Transmi	1	Notor	:011111 1185120	TISST5	DataSheet 谷太微电子 MotorComm	
12 RXD[3]/CLK_CTL O/PD Receive Data [3] RXD[3]/CLK_CTL pin is the Power On Strapping in RXD[3]/CLK_CTL pin is the Power On Strapping in RXD[3]/CLK_CTL to utput mode, RMI11 mode 0: REF_CLK output mode, RMI12 mode Note: An internal weakly pulled low resistor sets RXD[3]/CLK_CTL to REF_CLK output mode (default). 13 RXC O/PD Receive Clock. This pin provides a continuous clock reference for RX_DV and RXD [0:3] signals. RXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps mode. 14 DVDD33 PWR 3.3V Digital Power Input. 3.3V power supply for digital circuit. 15 TXC IO/PD Mill Mode Transmit Clock. This pin provides, tecontinuous clock as a timing reference for TXD [3:0] and TXEN signals. TXC is 25MHz in 10Mbps mode and 2.5MHz in 10Mbpsmode RWIT Mode 16 TXD[0] LPD Transmit Data [0] 17 TXD[1] LPD Transmit Data [0] 18 TXD[2] LPD Transmit Data [1] 18 TXD[2] LPD Transmit Data [2] 19 TXD[3] LPD Transmit Data [2] 19 TX_EN LPD Transmit Data [2] 19 TX_EN LPD Transmit Data [2] 19 TXD[3] LPD Transmit Data [2] 19 TXD[3] LPD Transmi	XO	11	DVD(2)/INT N		Pagging Data [2]	1
12 RXD[3]/CLK_CTL O/PD Receive Data [3] RXD[3]/CLK_CTL pin is the Power On Strapping in RXD[3]/CLK_CTL pin is the Power On Strapping in RXD[3]/CLK_CTL to utput mode, RMI11 mode 0: REF_CLK output mode, RMI12 mode Note: An internal weakly pulled low resistor sets RXD[3]/CLK_CTL to REF_CLK output mode (default). 13 RXC O/PD Receive Clock. This pin provides a continuous clock reference for RX_DV and RXD [0:3] signals. RXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps mode. 14 DVDD33 PWR 3.3V Digital Power Input. 3.3V power supply for digital circuit. 15 TXC IO/PD Mill Mode Transmit Clock. This pin provides, tecontinuous clock as a timing reference for TXD [3:0] and TXEN signals. TXC is 25MHz in 10Mbps mode and 2.5MHz in 10Mbpsmode RWIT Mode 16 TXD[0] LPD Transmit Data [0] 17 TXD[1] LPD Transmit Data [0] 18 TXD[2] LPD Transmit Data [1] 18 TXD[2] LPD Transmit Data [2] 19 TXD[3] LPD Transmit Data [2] 19 TX_EN LPD Transmit Data [2] 19 TX_EN LPD Transmit Data [2] 19 TXD[3] LPD Transmit Data [2] 19 TXD[3] LPD Transmi	No	11	KAD[2]/INT_N		Receive Data [2] When in PMU mode, this nin is used for the interrupt	
12 RXD[3]/CLK_CTL O/PD Receive Data [3] RXD[3]/CLK_CTL pin is the Power On Strapping in RMII Mode. 1: REF CLK input mode, RMII1 mode I: REF_CLK comput mode, RMII2 mode 0: REF_CLK comput mode, RMI2 mode Note: An internal weakly pulled low resistor sets RXD[3]/CLK_CTL to REF_CLK output mode (default). 13 RXC O/PD 14 DVDD33 PWR 15 TXC IO/PD 16 TXC IO/PD 17 TXC IO/PD MII Mode Transmit Clock. Transmit and Control Interface. TMI Mode Transmit and Control Interface. TMR MN Mode Synchronous SOMHz Clock Reference for Receive, Transmit and Control Interface. 16 TXD[0] I/PD Transmit Data [1] 18 TXD[2] I/PD Transmit Data [1] 18 TXD[2] I/PD Transmit Data [1] 19 TXD[2] I/PD Transmit Data [1] 18 TXD[2] I/PD Transmit Data [3] 20 TX_EN I/PD Transmit Data [3] 20 TX_EN I/PD <th>12</th> <td></td> <td></td> <td>(PD</td> <td>when in Rom mode, and pin is used for the mentupe</td> <td></td>	12			(PD	when in Rom mode, and pin is used for the mentupe	
Image: Section of the section of th		12				
RMII Mode. 1: REF_CLK input mode, RMI1 mode 0: REF_CLK output mode, RMI12 mode 0: REF_CLK output mode, RMI12 mode 13 RXC 0/PD 13 RXC 0/PD 14 DVDD33 PWR 3.3V Digital Power Input. 3.3V Digital Power Input. 3.3V power supply for digital circuit. 15 TXC 16 TXC 17 TXC 18 TXD(3)/CLK_CTL pin floating. 19 TXD[0] 16 TXD[0] 17 TXD[1] 18 TXD[2] 19 Transmit Data [0] 19 TXD[3] 19 TXD[1] 19 TRASS 100/PD Transmit Data [0] 17 TXD[1] 18 TXD[2] 19 TXD[3] 19/P		12	KAD[5]/CLK_CIL	0/FD		
1: REF_CLK input mode, RMII1 mode 0: REF_CLK output mode, RMII2 mode Note: An internal weakly pulled low resistor sets RXD[3]/CLK_CTL or REF_CLK output mode (default). 13 RXC 0:PD Receive Clock. This pin provides a continuous clock reference for RX_DV and RXD [0:3] signals. RXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps mode. 3.3V Digital Power Input. 3.3V Digital Power Input. 3.3V Digital Power Input. 15 TXC 16 DVDD33 PWR 3.3V power supply for digital circuit. 15 TXC 16 TXD 17 TXC 18 TXD[0] 17 I/OPD 18 TXD[2] 19 TXD[1] 17 TXD[1] 18 TXD[2] 19 TXD[3] 19 TXD[3] 19 TXD[3] 19 TXD[1] 19 TXD[3] 19 TXD[3] 19 TXD[3] 19 TXD[3] <th></th> <td></td> <td></td> <td></td> <td></td> <td></td>						
13 RXC O: REF_CLK output mode, RMII2 mode Note: An internal weakly pulled low resistor sets RXD[3]/CLK_CTL to REF_CLK output mode (default). 13 RXC O/PD Receive Clock. This pin provides a continuous clock reference for RX_DV and RXD [0:3] signals. RXC is 25MHz in 100Mbps mode and 2.5MHz in 100Mbps mode. 14 DVDD33 PWR 3.3V power supply for digital circuit. 15 TXC IO/PD MII Mode Transmit Clock. This pin provides continuous clock as a timing reference for TXD [3:0] and TXEN signals. TXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbpsmode RMI Mode 16 TXD[0] I/PD MII Mode Transmit and Control Interface. The default direction is reference for Receive, Transmit Data [0] 17 TXD[0] I/PD Transmit Data [1] 18 TXD[2] I/PD Transmit Data [2] 19 TXD[3] I/PD Transmit Data [3] 20 TX_EN I/PD MI/RMI Mode Transmit Data [3] 21 RESET_N I.HZ RESET_NC in IA/R 22 MDC I/PU Margement Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock						
13 RXC O/PD Receive Clock. This pin provides a continuous clock reference for RX.DV and RXD [0:3] signals. RXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps mode. 14 DVDD33 PWR 3.3V Digital Power Input. 3.3V power supply for digital circuit. 15 TXC IO/PD MII Mode Transmit Clock. This pin provides accontinuous clock as a timing reference for TXD [3:0] and TXEN signals. TXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps mode 16 TXD IO/PD MII Mode Transmit, and Control Interface. The delaut direction is reference for Receive, Transmit, and Control Interface. The delaut direction is reference for Receive, Transmit Data [0] 17 TXD[0] I/PD Transmit Data [1] 18 TXD[2] I/PD Transmit Data [1] 18 TXD[2] I/PD Transmit Data [2] 19 TXD[3] I/PD Transmit Data [3] 20 TX_EN I/PD MII/RMII Mode Transmit Data [3] 20 TX_EN I/PD MII/RMII Mode Transmit Data [3]. 21 RESET_N I.HZ RESET_Active-low, reset pin for chip. 22 MDC I/PU Management Data Clock. The sipn provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock					-	
Image: space s						
13 RXC O/PD Receive Clock. This pin provides a continuous clock reference for RX_DV and RXD [0:3] signals. RXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps mode. 14 DVDD33 PWR 3.3V Digital Power Input. 3.3V Dower supply for digital circuit. 15 TXC IO/PD MII Mode Transmit Clock. This pin provides a continuous clock as a timing reference for TXD [3:0] and TXEN signals. TXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps.mode 16 TXD[0] I/PD Transmit, and Control Interface. The default direction is reference for Receive, Transmit, and Control Interface. The default direction is reference Elock output mode if RXD[3]/CLK_CTL pin floating. 16 TXD[0] I/PD Transmit Data [0] 17 TXD[1] I/PD Transmit Data [2] 19 TXD[3] I/PD Transmit Data [3] 20 TX_EN I/PD MII/RMII Mode Transmit Enable. The input signal indicates the presence of valid nibble data on TXD [3:0]. An internal weakly pulled low resistor prevents the bus floating. 21 RESET_N I/HZ RESET. Active-low, reset pin for chip. 22 MDC I/PU Management Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock						
Image: Section of the section of th		13	RXC	O/PD		
RX_DV and RXD [0:3] signals. RXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps mode.14DVDD33PWR3.3V Digital Power Input. 3.3V power supply for digital circuit.15TXCIO/PDMII Mode Transmit Clock. This pin provides a continuous clock as a timing reference for TXD [3:0] and TXEN signals. TXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps mode and 2.5MHz in 10Mbps mode RMI Mode Transmit Data [0] 1716TXD[0]I/PDTransmit Data [2]19TXD[3]I/PDTransmit Data [2]19TXD[3]I/PDTransmit Data [3]20TX_ENI/PDMII/RMII Mode Transmit Enable. The input signal indicates the presence of valid nibble data on TXD [3:0]. An internal weakly pulled low resistor prevents the bus floating.21RESET_NI/PUManagement Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock		_				
Image: state in the input state in						
14 DVDD33 PWR 3.3V Digital Power Input. 3.3V power supply for digital circuit. 15 TXC IO/PD MII Mode 15 TXC IO/PD MII Mode Transmit Clock. This pin provides the ontinuous clock as a timing reference for TXD [3:0] and TXEN signals. TXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps mode 16 TXD[0] L/PD Transmit, and Control Interface. 16 TXD[0] L/PD Transmit Data [0] 17 TXD[1] L/PD Transmit Data [1] 18 TXD[2] L/PD Transmit Data [2] 19 TXL[3] L/PD Transmit Data [3] 20 TX_EN L/PD MIL/RMII Mode Transmit Enable. The input signal indicates the presence of valid nibble data on TXD [3:0]. An internal weakly pulled low resistor prevents the bus floating. 21 RESET_N LHZ RESET. Active-low, reset pin for chip. 22 MDC L/PU Management Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock					_	
15 TXC IO/PD MII Mode 15 TXC IO/PD MII Mode Transmit Clock. This pin provides recontinuous clock as a timing reference for TXD [3:0] and TXEN signals. TXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbpsmode RMI Mode Synchronous 50MHz Clock Reference for Receive, Transmit, and Control Interface. The default direction is reference for Receive, Transmit and Control Interface. The default direction is reference for Receive, T7 TXD[1] IPD Transmit Data [0] 17 TXD[1] I8 TXD[2] I9 TXD[3] IPD Transmit Data [2] I9 TXD[3] IPD Transmit Enable. The input signal indicates the presence of valid nibble data or TXD [3:0]. An internal weakly pulled low resistor prevents the bus floating. 21 RESET_N I/PU Management Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock		14	DVDD33	PWR		•
RMI ModeSynchronous 50MHz Clock Reference for Receive, Transmit, and Control Interface. The default direction is reference clock output mode if RXD[3]/CLK_CTL pin floating.16TXD[0]I/PD17TXD[1]I/PD18TXD[2]I/PD19TXD[3]I/PD19TXD[3]I/PD20TX_ENI/PD21RESET_NI,HZ22MDCI/PUX1RESET_AX1I/PUX2MDCX3I/PUX4Reset pin for chip.21RESET_NX4I/PUX4Management Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock					3.3V power supply for digital circuit.	
RMI ModeSynchronous 50MHz Clock Reference for Receive, Transmit, and Control Interface. The default direction is reference clock output mode if RXD[3]/CLK_CTL pin floating.16TXD[0]I/PD17TXD[1]I/PD18TXD[2]I/PD19TXD[3]I/PD19TXD[3]I/PD20TX_ENI/PD21RESET_NI,HZ22MDCI/PUX0MII/RMI Magement Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock		15	TXC	IO/PD	MII Mode	
RMI ModeSynchronous 50MHz Clock Reference for Receive, Transmit, and Control Interface. The default direction is reference clock output mode if RXD[3]/CLK_CTL pin floating.16TXD[0]I/PD17TXD[1]I/PD18TXD[2]I/PD19TXD[3]I/PD19TXD[3]I/PD20TX_ENI/PD21RESET_NI,HZ22MDCI/PUX0MII/RMI Magement Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock			S.		Transmit Clock.	S.
RMI ModeSynchronous 50MHz Clock Reference for Receive, Transmit, and Control Interface. The default direction is reference clock output mode if RXD[3]/CLK_CTL pin floating.16TXD[0]I/PD17TXD[1]I/PD18TXD[2]I/PD19TXD[3]I/PD19TXD[3]I/PD20TX_ENI/PD21RESET_NI,HZ22MDCI/PUX0MII/RMI Magement Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock			il ^O		This pin provides a continuous clock as a timing	i0
RMI ModeSynchronous 50MHz Clock Reference for Receive, Transmit, and Control Interface. The default direction is reference clock output mode if RXD[3]/CLK_CTL pin floating.16TXD[0]I/PD17TXD[1]I/PD18TXD[2]I/PD19TXD[3]I/PD19TXD[3]I/PD20TX_ENI/PD21RESET_NI,HZ22MDCI/PUX1RESET_AX1I/PUX2MDCX3I/PUX4Reset pin for chip.21RESET_NX4I/PUX4Management Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock			P		reference for TXD [3:0] and TXEN signals.	2
RMI ModeSynchronous 50MHz Clock Reference for Receive, Transmit, and Control Interface. The default direction is reference clock output mode if RXD[3]/CLK_CTL pin floating.16TXD[0]I/PD17TXD[1]I/PD18TXD[2]I/PD19TXD[3]I/PD19TXD[3]I/PD20TX_ENI/PD21RESET_NI,HZ22MDCI/PUX0MII/RMI Magement Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock			<u>40</u>		TXC is 25MHz in 100Mbps mode and 2.5MHz in	
Synchronous 50MHz Clock Reference for Receive, Transmit, and Control Interface. The default direction is reference clock output mode if RXD[3]/CLK_CTL pin floating.16TXD[0]I/PDTransmit Data [0]17TXD[1]I/PDTransmit Data [1]18TXD[2]I/PDTransmit Data [2]19TXD[3]I/PDTransmit Data [3]20TX_ENI/PDMII/RMII Mode Transmit Enable. The input signal indicates the presence of valid nibble data on TXD [3:0]. An internal weakly pulled low resistor prevents the bus floating.21RESET_NI,HZRESET. Active-low, reset pin for chip.22MDCI/PUManagement Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock		6			10Mbps mode	
16TXD[0]I/PDTransmit Data [0]17TXD[1]I/PDTransmit Data [1]18TXD[2]I/PDTransmit Data [2]19TXD[3]I/PDTransmit Data [3]20TX_ENI/PDMII/RMII Mode Transmit Enable. The input signal indicates the presence of valid nibble data on TXD [3:0]. An internal weakly pulled low resistor prevents the bus floating.21RESET_NI/PUManagement Data Clock. This pin provides a clock synchronous to the transmit TXC and receive RXC clocks. The clock		Sec.			RMII Mode	
16TXD[0]I/PDTransmit Data [0]17TXD[1]I/PDTransmit Data [1]18TXD[2]I/PDTransmit Data [2]19TXD[3]I/PDTransmit Data [3]20TX_ENI/PDMII/RMII Mode Transmit Enable. The input signal indicates the presence of valid nibble data on TXD [3:0]. An internal weakly pulled low resistor prevents the bus floating.21RESET_NI/PUManagement Data Clock. This pin provides a clock synchronous to the transmit TXC and receive RXC clocks. The clock		.0.		-		
16TXD[0]I/PDTransmit Data [0]17TXD[1]I/PDTransmit Data [1]18TXD[2]I/PDTransmit Data [2]19TXD[3]I/PDTransmit Data [3]20TX_ENI/PDMII/RMII Mode Transmit Enable. The input signal indicates the presence of valid nibble data on TXD [3:0]. An internal weakly pulled low 	XO			XO		
16TXD[0]I/PDTransmit Data [0]17TXD[1]I/PDTransmit Data [1]18TXD[2]I/PDTransmit Data [2]19TXD[3]I/PDTransmit Data [3]20TX_ENI/PDMII/RMII Mode Transmit Enable. The input signal indicates the presence of valid nibble data on TXD [3:0]. An internal weakly pulled low resistor prevents the bus floating.21RESET_NI/PUManagement Data Clock. This pin provides a clock synchronous to the transmit TXC and receive RXC clocks. The clock	No			No		
17TXD[1]I/PDTransmit Data [1]18TXD[2]I/PDTransmit Data [2]19TXD[3]I/PDTransmit Data [3]20TX_ENI/PDMII/RMII Mode Transmit Enable. The input signal indicates the presence of valid nibble data on TXD [3:0]. An internal weakly pulled low resistor prevents the bus floating.21RESET_NI,HZRESET. Active-low, reset pin for chip.22MDCI/PUManagement Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock	12			12		-
18TXD[2]I/PDTransmit Data [2]19TXD[3]I/PDTransmit Data [3]20TX_ENI/PDMII/RMII Mode Transmit Enable. The input signal indicates the presence of valid nibble data on TXD [3:0]. An internal weakly pulled low resistor prevents the bus floating.21RESET_NI,HZRESET. Active-low, reset pin for chip.22MDCI/PUManagement Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock						
19TXD[3]I/PDTransmit Data [3]20TX_ENI/PDMII/RMII Mode Transmit Enable. The input signal indicates the presence of valid nibble data on TXD [3:0]. An internal weakly pulled low resistor prevents the bus floating.21RESET_NI,HZRESET. Active-low, reset pin for chip.22MDCI/PUManagement Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock						-
20TX_ENI/PDMII/RMII Mode Transmit Enable. The input signal indicates the presence of valid nibble data on TXD [3:0]. An internal weakly pulled low resistor prevents the bus floating.21RESET_NI,HZRESET. Active-low, reset pin for chip.22MDCI/PUManagement Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock						-
Image: Second						-
Image: Second		20	TX_EN	I/PD		
data on TXD [3:0]. An internal weakly pulled low resistor prevents the bus floating.21RESET_NI,HZRESET. Active-low, reset pin for chip.22MDCI/PUManagement Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock						
21RESET_NI,HZRESET. Active-low, reset pin for chip.22MDCI/PUManagement Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock						
21 RESET_N I,HZ RESET. Active-low, reset pin for chip. 22 MDC I/PU Management Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock						
22 MDC I/PU Management Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock		21	DECET N	1117		
synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock						
the transmit TXC and receive RXC clocks. The clock		22	MDC	I/FU		
LUSE AN INTERNAL WEAKIN DILLEG INTERNAL OF THE LINE IN THE LINE AND TH			0		Use an internal weakly pulled high resistor to prevent the	0
bus floating.			20°		bus floating.	20'O
Use an internal weakly pulled high resistor to prevent the bus floating.		L	- NiO	I		NIO
antor in tor in tor in 14			1 miles			6
40° 40° 14			40.		40° 40°	14
		~			m an	_ ·
		der.			of of	


		50		40 · · · · · · · · · · · · · · · · · · ·	
	6	<u>`</u>			
1	Motore			Pateshaat	
1	VIOLOIC	comm YT8512C Y	1185121	DataSheet 裕太微电子 MotorComm	
10°	23	MDIO	IO/PU	Management Data Input/Output.	
S			n l	This pin provides the bi-directional signal used to	
*				transfer management information	
	24	LED0/	O/OD/	LED 0, Link 10Mbps On, Active blink.	
		PHYAD[0]	PD	PHY address 0 selection	
	25	LED1/	O/PD	LED 1, Link 100Mbps On, Active blink.	
		PHYAD[1]		PHY address 1 selection	
	26	CRS/CRS_DV	O/PD	MI mode:	
		_		Carrier Sense.	
				This pin's signal is asserted high if the media is not in	
				Idle state.	
				RMII mode:	
				Carrier Sense/Receive Data Valid. CRS_DV shall be	
				asserted by the PHY when the receive medium is non-	
				idle.	
	27	COL	O/PD	Collision Detect.	
	27	COL	0/PD		
		2		COL is asserted high when a collision is detected	2
	•		0.75	on the media.	. 800
	28	RXER	O/PD	Receive Error.	SU -
	29	DVDDL_REG	PWR/O	DVDDL Power Output.	
		x0		Be sure to connect a 1uF +0.1uF ceramic capacitor for	
	~			decoupling purposes.	
Motor	30	NC		NC Connect to AVDD33 is not obstructed	
. 5	31	XTAL_IN	XT XO	25 MHz Crystal Input Pin.	
NOV	51	ATTL_IIV	NO.	If use external oscillator or clock from another device.	
N			CV-	1. When an external 25Hhz oscillator or clock from	
			-	another device drivers XTAL_OUT. XTAL_IN must	
				be shorted to GND	
				2. When an external 25Hhz oscillator or clock from	
				another device drivers XTAL_IN; keep the	
				-	
	22		VT	XTAL_OUT floating.	
	32	XTAL_OUT	XT	25 MHz Crystal Output Pin.	
				If use external oscillator or clock from another device.	
				1. When an external 25Hhz oscillator or clock from	
				another device drivers XTAL_OUT. XTAL_IN must	
				be shorted to GND	
				2. When an external 25Hhz oscillator or clock from	
				another device drivers XTAL_IN; keep the	
				XTAL_OUT floating.	
	EPAD	EPAD	GND	Exposed ground pad on back of the chip, tie to ground	
				0.0	00
		tor Midea			NIDE
		1		N. S.	17.
		50		40° 40°	15
	6	N		· A · · A	CT
	de,			an an	

Motorcomm YT8512C YT8512H Datasheet
POWER ON STRAPPING

10'







	MODE CONFIG	ſ		
	Pin 8	Pin 12	Mode	
	RX_DV (PD)	RXD3 (PD)		
	0	0	MII	~
	0	800	ReMII,	800
	L.		Reverse MII Mode	200
	1 40.	0	RMII2,	
	ann		TXC 50Mhz reference clock is output by default	
, d'or	<u>a</u>	1	RMH1,	
Noi		Nº	TXC 50Mhz reference clock is input	

PHY ADDRESS						
Pin 24	Pin 25	PHY address				
LED0/ PHYAD[0] (PD)	LED1/PHYAD[1] (PD)					
0	0	00000				
0	1	00010				
1	0	00001				
1	1	00011				

ommfor Midea minfor Midea minfor Midea



WAKE ON LAN SELECTION

Pin 10	Function	Mote
RXD1 (PD)		
0	LED Mode	Pin 24 is LED0
1	WOL Mode	Pin 24 is PMEB,
		Must external pull up

Motorcomm for Midea Motorcomm for Mide2 Motorcomm for Mide2





100BASE-TX/10BASE-TE APPLICATION

Moto



MII INTERFACE The Media Independent Interface (MII) is the digital data interface between the MAC and the physical layer that can be enabled when the device is functioning in 10BASE-Te, 100BASE-TX,. The original MII transmit signals include TX_EN, TXC, TXD[3:0], and TX_ER. The receive signals include RX_DV, RXC, RXD[3:0], and RX_ER. The media status signals include CRS and COL. Due to pincount limitations, the YT8512 supports a subset of MII signals. This subset includes all MII signals except TX_ER.



Notorce Reduced media-independent interface (RMII) is a standard which was developed to reduce the number of signals required to connect a PHY to a MAC. If this interface is active, the number of data signal pins required to and from the MAC is reduced to half by doubling clock frequency.

俗太微电子 Motor Comm

omm for Midea

20

MANAGEMENT INTERFACE

orom for Midea

The Status and Control registers of the device are accessible through the MDIO and MDC serial interface. The functional and electrical properties of this management interface comply with IEEE 802.3, Section 22 and also support MDC clock rates up to 12.5 MHz

DAC

The digital-to-analog converter (DAC) transmits MLT3, and Manchester coded symbols. The میں کی جاتی ہے۔ ADC Receive channel has its own analog-to-digital converter (ADC) that samples the incoming data on the receive channel and feeds the output to the digital data path.

omm for Midea

ADAPTIVE EQUALIZER

The digital adaptive equalizer removes inter-symbol interference (ISI) created by the channel. The equalizer accepts sampled data from the analog-to-digital converter (ADC) on channel and produces equalized data. The coefficients of the equalizer are adaptive to accommodate varying conditions of cable quality and cable length.

AUTO- NEGOTIATION

The YT8512 negotiates its operation mode using the auto negotiation mechanism according to IEEE 802.3 clause 28 over the copper media. Auto negotiation supports choosing the mode of operation automatically by comparing its own abilities and received abilities from link partner. The advertised abilities include: MotorcommforMidea

- a) Speed: 10/100Mbps
- Duplex mode: full duplex and/or half duplex b)

Auto negotiation is initialized when the following scenarios happen:

- Power-up/Hardware/Software reset
 - Auto negotiation restart
- Transition from power-down to power up c)
- d) Link down

Auto negotiation is enabled for YT8512 by default, and can be disable by software control.

POLARITY DETECTION AND AUTO CORRECTION

YT8512 can detect and correct two types of cable errors: swapping of pairs within the UTP cable and swapping of wires within a pair.

For 10BASE-Te/100BASE-TX, YT8512 can handle both cable errors at the same time.

EEE

EEE is IEEE 802.3az, an extension of the IEEE 802.3 standard. EEE defines support for the PHY to comm for Midea operate in Low Power Idle (LPI) mode which, when enabled, supports QUIET times during low link each ng Mann for M utilization allowing both link partners to disable portions of each PHY's circuitry and save power.



RESET

YT8512 have a hardware reset pin(RESET_N) which is low active. RESET_N should be active for at least 10ms to make sure all internal logic is reset to a known state. Hardware reset should be applied after power up.

RESET_N is also used as enable for power on strapping. After RESET_N is released, YT8512 latches input value on POS related pins are used as configuration information which provides flexibility in application without mdio access.

YT8512 also provides a software reset control registers which are used to reset all internal logic except some mdio configuration registers. For detailed information about what register will be reset by software reset, please refer to register table.

	PHY ADDRESS	S.		2					
	Mide	Mideo		Nideo					
	For YT8512, phy_address[1:0] is used	d to generate phy address.	4	6					
	Please refer to the POS setting as below. PHY address								
	Pin 24	Pin 25	PHY address						
x0	LED0/ PHYAD[0] (PD)	LED1/ PHYAD[1] (PD)	xorco						
Õ,	0	0	00000						
	0	1	00010						
	1	0	00001						
	1	1	00011						



40


YT8512 support 4 kinds of MII related interfaces: MII, RMII1, RMII2 and REMII.

MII

The Media Independent Interface (MII) is the digital data interface between the MAC and the physical layer that can be enabled when the device is functioning in 10BASE-Te, 100BASE-TX, The original MII transmit signals include TX_EN, TXC, TXD[3:0], and TX_ER. The receive signals include RX_DV, RXC, RXD[3:0], and RX_ER. The media status signals include CRS and COL. Due to pin-count limitations, the YT8512 supports a subset of MII signals. This subset includes all MII signals except TX_ER. For 100M application, TXC and RXC are 25MHz; for 10M application, TXC and RXC are 2.5MHz. TXC and RXC are output in this case.

otorce

谷太微电子 Motor Comm



Reduced media-independent interface (RMII) is a standard which was developed to reduce the number of signals required to connect a PHY to a MAC. If this interface is active, the number of data signal pins required to and from the MAC is reduced to half by doubling clock speed compared to MII. It has 7 signals: REF_CLK, TX_EN, TXD[1:0], RX_DV and RXD[1:0]. In YT8512, we use TXC as REF CLK. For 100M application, REF CLK is 50MHz; for 10M application, REF CLK is still 50MHz, data will be duplicated for 10 times in 20ns cycles. YT8512 supports two types of connection method;

1. RMII1 mode: This is fully conforming to RMII standard.

2. RMII2 mode: TXC will be 50MHz output to MAC.









Figure .connection diagram of RMII1(with 25MHz and 50MHz clock)



REMII INTERFACE

Reverse media independent interface is the opposite of MII interface. The only difference is the direction of tx clock and rx clock. For MII, tx clock and rx clock are output; for REMII, tx clock and rx clock are input. REMII interface are used for back to back connection of two phys.






INTERNAL LOOPBACK:

In Internal loopback mode, YT8512 feed transmit data to receive path in chip.

Configure bit 14 of mii register(address 0h0) to enable internal loopback mode. For 10Base-Te and 100Base-Tx, YT8512 feeds digital DAC data to ADC directly.






Figure . external loopback

REMOTE LOOPBACK

In remote loopback mode, YT8512 feed MII receive data to transmit path in chip. Configure bit 11 of comm for Midea unes since wides ress to nuidec extended register(address 0h4000) and for TRX interface, just connect to link partner normally.




Figure . remote loopback







WOL

Wake-on-LAN (WOL) is a mechanism to manage and regulate the total network power consumption.

WOL MECHANISM

oron for Midea

YT8512 supports automatic detection of a specific frame and notification via dedicated hardware interrupt pin or general PHY interrupt pin. The specific frame contains a specific data sequence located anywhere inside the packet. The data sequence consists of 6 bytes of consecutive 1

(0xFFFFFFFFFFF), followed by 16 repetitions of the MAC address of the computer to be waked up. The 48-bit MAC address is written in EXT 0x4004, 0x4005, 0x4006 registers.

For example, to write a specific MAC address (0xAAAABBBBCCCC) to PHY, write EXT 0x4004 =0xAAAA, 0x4005 = 0xBBBB, and 0x4006 = 0xCCCC. The PHY internal MAC address can be set to any value.

The WOL mechanism is enabled via EXT 0x4000 bit2. POS RXD[1] can't control enable or disable the WOL mechanism but only control pad LED0 working as WOL interrupt.

Motorcomm the WOL mechanism but only control pad LED0 working as WOL interrupt. Motorcom

oron for Midea

orom for Midea

YT8512 support dedicated WOL interrupt pin. When the pad RXD[1] is externally PULL UP, pad LED0 will work as WOL interrupt.

10'

太微电子 Motor Comm

orom for Midea

28

.0

If EXT 0x4003 bit7 is 0, the dedicated WOL interrupt is programmed to a level, otherwise, it's programed to a pulse; either is active low. When it's programmed to a pulse, the pulse width can be programmed via EXT 0x4003 bit9:8.

WOL interrupt is also wire-and to general PHY interrupt RXD[2]_INTN when the bit6 INT_WOL in Interrupt enable register (MII Register 0x12) is set to 1. If the general PHY interrupt is triggered by WOL, it can be cleared by reading MII register 0x13 bit6.

NOTE:

orom for Midea

When general PHY interrupt is used to monitor WOL interrupt, EXT 0x4003 bit7 should be 1, otherwise, the general PHY interrupt can't be read cleared.

MII register 0x0 bit10 ISOLATE: When this bit is set to 1, the xMII output pins are HighZ. The xMII inputs are ignored. Because PHY requires to receive packets from the line side, PHY cannot be powered down. If the link Motorcomm

oron for Midea



MII MANAGEMENT INTERFACE CLAUSE 22 REGISTER PROGRAMMING

The YT8512 transceiver is designed to be fully compliant with the MII clause of the IEEE 802.3u Ethernet specification.

The MII management interface registers are written and read serially, using the MDIO and MDC pins.

×0'

A clock of up to 12.5 MHz must drive the MDC pin of the YT8512. Data transferred to and from the MDIO pin is synchronized with the MDC clock. The following sections describe what each MII read or write instruction contains.

	Notation	Description	
	RW	Read and write	
	SC	Self-clear	0
	RO	Read only	NIDED
	LH CAN	Latch high	0.
	LL	Latch Low	
	RC	Read clear	
NOTON	SWC	Software reset clear	
les l			1




	Moto	rcomm VT851		5124 00	in to		(HA)	
Motor	MII R	orcomm YT851 REGISTERS	N	Store	asheet	Motor	Y 裕太微电子 MotorComm	
	MII R	REGISTER 00H:	BASIC C	ONTROL	REGISTER			
	Bit	Symbol	Access	Default	Description			
Motor	15	Reset	RW SC	1'b0	PHY Software Res immediate PHY re bit is cleared autor 0: Normal operation 1: PHY reset	eset. Once the oper matically.		-
	14	Loopback	RW SWC	1'b0	Internal loopback 1'b0: disable loop 1'b1: enable loopt	back		, etc
	13	Speed Selection(LSB)	RW	1'b0	LSB of speed_sele selected via either manual speed sele Speed_selection[1 is disabled by clea Bit 6 1 1 0 0	the Auto-Negotiat ction speed_select :0] is valid when A	tion process, or ion[1:0]. Auto-Negotiation	10e
	12	Autoneg_En	RW	1'b1	1: to enable auto-r 0: auto-negotiation	-		-
	11	Power_down	RW SWC	1'b0	 =1: Power down =0: Normal operate When the port is s normal operation, Negotiation are peedite bit[9] RESTART_set by the user. 	witched from pow software reset and erformed even bit[]	Auto-	. 200
	L	in for wide	1	1	IN FOR MIC		ATION are not	30
	S.	1.		á	11.		offil.	

		40			40 ¹	
	3	(fr)		6		
~	Moto	orcomm YT851 Isolate	2C YT8	512H Dat	Casheet 裕太微电子 MotorComm	
NO ^{XO}	10	Isolate	RW	1'b0	Isolate phy from MII/RMII: PHY will not respond to	
0,			SWC		xMII TXD/TX_EN, and present high impedance on	
					RXD/RX_DV.	
					1'b0: Normal mode	
					1'b1: Isolate mode	
	9	Re_Autoneg	RW	1'b0	Auto-Negotiation automatically restarts after	
			SWS		hardware or software reset regardelss of bit[9]	
			SC		RESTART.	
					=1: Restart Auto-Negotiation Process	
					=0: Normal operation	
	8	Duplex_Mode	RW	1'b1	The duplex mode can be selected via either the Auto-	
					Negotiation process or manual duplex selection.	
		6	>		Manual duplex selection is allowed when Auto-	0
		for Mide			Negotiation is disabled by setting bit[12]	2°°
		P			AUTO_NEGOTIATION to 0.	
		401			=1: Full Duplex	
	0	¢ Ì		5	=0: Half Duplex	
.(9	Collision_Test	RW	1'b0	Setting this bit to 1 makes the COL signal asserted	
XOI			SWC	XO'	whenever the TX_EN signal is asserted.	
Motor			2		=1: Enable COL signal test	
					=0: Disable COL signal test	
	6	Speed_	RW	1'b1	See bit13.	
		Selection(MSB)				
	5:0	Reserved	RO	5'b0	Reserved. Write as 0, ignore on read	

Bit Symbol	Access	Default	Description	
15 100Base-	T4 RO	1'b0	PHY doesn't support 100BASE-T4	_
14 100Base-	X_Fd RO	1'b1	PHY supports 100BASE-X_FD	1000
405	Million III		tor Milotosnas n_rs	Jr MIO



1	C			des a	Motor Comm	
Notor	13	100Base-X_Hd	RO	1'b1	PHY supports 100BASE-X_HD	
6.	12	10Mbps_Fd	RO	1'b1	PHY supports 10Mbps_Fd	
	11	10Mbps_Hd	RO	1'b1	PHY supports 10Mbps_Hd	
	10	100Base-T2_Fd	RO	1'b0	PHY doesn't support 100Base-T2_Fd	
	9	100Base-T2_Hd	RO	1'b0	PHY doesn't support 100Base-T2_Hd	
	8	Extended_Status	RO	1'b1	Whether support extended status register in 0Fh	
					0: Not supported	
					1: Supported	
	7	Unidirect_Ability	RO	1'b0	1'b0: PHY able to transmit from MII only	-
					when the PHY has determined that a valid	
					link has been established	•
		FORMIDES			1'b1: PHY able to transmit from MII regardless of whether the PHY has	. 200
		M			determined that a valid link has been	SID
		405			established	Midea
	6	Mf_Preamble_Sup	RO	1'b1	1'b0: PHY will not accept management	
NOTON	. ⁰ `	pression		, cov.	frames with preamble suppressed	
, XO			ò	0	1'b1: PHY will accept management frames	
2			N		with preamble suppressed	
	5	Autoneg_Complet	RO	1'b0	1'b0: Auto-negotiation process not completed	
		e	SWC		1'b1: Auto-negotiation process completed	
	4	Remote_Fault	RO RC	1'b0	1'b0: no remote fault condition detected	
			SWC LH		1'b1: remote fault condition detected	
	3	Autoneg_Ability	RO	1'b1	1'b0: PHY not able to perform Auto-negotiation	-
	5	rutoneg_romty	RO	1 01	1'b1: PHY able to perform Auto-negotiation	
	2	Link_Status	RO	1'b0	Link status	
			LL		1'b0: Link is down	
			SWC		1'b1: Link is up	00
	<u>[</u>	Mide	<u> </u>	<u> </u>	Milor	NIOC
		in for Mide?			1'b1: Link is up	32
	~	h .		Å	in an	52
	0)			0)	O'	



MIL REGISTER 02H · PHY IDENTIFICATION REGISTER1

	MII REC	SISTER 02H: PHY	IDENT	IFICATION	REGISTERI	
	Bit	Symbol	Access	Default	Description	
	15:0	Phy_Id	RO	16'b0	Bits 3 to 18 of the Organizationally Unique	
		200			Identifier	Nided
-		Sur Sur			NIN (SIL
	MII REC	GISTER 03H: PHY	IDENT	IFICATION	REGISTER2	
	Bit	Symbol	Access	Default	Description	
	15:10	Phy_Id	RO	6'b0	Bits 19 to 24 of the Organizationally Unique	
-5	5		.0	^C	Identifier	
NOTON	9:4	Type_No	ROO	6'h12	Nor	
	3:0	Revision_No	RO	4'h8	4 bits manufacturer's revision number	

MII REGISTER 04H: AUTO-NEGOTIATION ADVERTISEMENT

Bit	Symbol	Access	Default	Description
15	Next_Page	RW	1'b0	This bit is updated immediately after the writing
				operation; however the configuration does not take effect
				until any of the following occurs:
				• Software reset is asserted by writing register 0x0 bit[15]
				• Restart Auto-Negotiation is triggered by writing register 0x0 bit[9]
	1	2		• The port is switched from power down to normal
	. ~			operation by writing register 0x0 bit[11]
	In for Mic			
	40			intor 1 33
5	L C		4	
de la constante de la constant	`		5	· · · · · · · · · · · · · · · · · · ·

		40			
1		VTOF 4			
5	IVIOEC	prcomm ¥1851	20 118	ST2H Dat	Casheet 裕太微电子 Motor Comm
Moto		prcomm YT851	12	30.	• Link goes down If 1000BASE-T is advertised, the required next pages are automatically transmitted. This bit must be set to 0 if no
					additional next page is needed.
					=1: Advertise
					=0: Not advertised
	14	Reserved	RO	1'b0	Reserved
	13	Remote_Fault	RW	1'b0	=1: Set Remote Fault bit
					=0: Do not set Remote Fault bit
	12	Extended_Next	RW	1'b1	Extended next page enable control bit
		_Page			=1: Local device supports transmission of extended next
		or Mide	8		pages =0: Local device does not support transmission of extended next pages.
	11	Asymmetric_Pa	RW	1'b1	This bit is updated immediately after the writing
Motor	70;	use	N	storcorr	 operation; however the configuration does not take effect until any of the following occurs: Software reset is asserted by writing register 0x0 bit[15]
					• Restart Auto-Negotiation is triggered by writing register 0x0 bit[9]
					• The port is switched from power down to normal
					operation by writing register 0x0 bit[11]Link goes down
					=1: Asymmetric Pause
					=0: No asymmetric Pause
	10	Pause	RW	1'b1	This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs:
					 Software reset is asserted by writing register 0x0
					bit[15] • Postart Auto Nagotiation is triggered by writing
			8		Restart Auto-Negotiation is triggered by writing register 0x0 bit[9]
		Nide			• The port is switched from power down to normal
		mformide			• The port is switched from power down to normal 3
	6	m.		4	
	a'			0	

		40				
	Moto	prcomm YT851	2C YT8	512H Dat	casheet 裕太微电子 MotorComm	
MOTOR		brcomm YT851	N	31010	operation by writing register 0x0 bit[11] Link goes down =1: MAC PAUSE implemented =0: MAC PAUSE not implemented 	
	9	100BASE-T4	RO	1'b0	=1: Able to perform 100BASE-T4 =0: Not able to perform 100BASE-T4 Always 0	
Motor	~	100BASE- TX_Full_Duple x 100BASE- TX_Half_Duple x	RW	1'Ъ1	 This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: Software reset is asserted by writing register 0x0 bit[15] Restart Auto-Negotiation is triggered by writing register 0x0 bit[9] The port is switched from power down to normal operation by writing register 0x0 bit[11] Link goes down =1: Advertised This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs: Software reset is asserted by writing register 0x0 bit[15] Restart Auto-Negotiation is triggered by writing register 0x0 bit[15] Restart Auto-Negotiation is triggered by writing register 0x0 bit[15] Restart Auto-Negotiation is triggered by writing register 0x0 bit[15] Restart Auto-Negotiation is triggered by writing register 0x0 bit[15] Link goes down 	>
	6	10BASE- Te_Full_Duplex	RW	1'b1	=0: Not advertised This bit is updated immediately after the writing operation; however the configuration does not take effect until any of the following occurs:	
		mformide	8		• Software reset is asserted by writing register 0x0 bit[15]	> 35
	ST.	U.		Á	IL. AUL	



MII REGISTER 05H: AUTO-NEGOTIATION LINK PARTNER ABILITY

Bit	Symbol	Access	Default	Description	
15	1000Base-X_Fd	RO	1'b0	Received Code Word Bit 15	
		SWC		=1: Link partner is capable of next page	
				=0: Link partner is not capable of next page	
14	АСК	RO	1'b0	Acknowledge. Received Code Word Bit 14	
		SWC		=1: Link partner has received link code word	
				=0: Link partner has not received link code	
				word	
13	REMOTE_FAULT	RO	1'b0	Remote Fault. Received Code Word Bit 13	
	2 th	SWC		=1: Link partner has detected remote fault	<i>,</i> ?
	MIOS		V	Nio.	
	m for Mideo		in for	40 ^r	3
-C	(C)	-C	C,	ann	

		40		40	
	Motor	comm YT8512C YT851	2H Data	sheet	裕太微电子 MotorComm
MOLO		MOT	<u>,</u>		=0: Link partner has not detected remote fault
	12	RESERVED	RO SWC	1'b0	Technology Ability Field. Received Code Word Bit 12
	11	ASYMMETRIC_PAUSE	RO SWC	1'b0	Technology Ability Field. Received Code Word Bit 11
					=1: Link partner requests asymmetric pause=0: Link partner does not requestasymmetric
					pause
	10	PAUSE	RO SWC	1'b0	Technology Ability Field. Received Code Word Bit 10
		or Midea		in the second se	=1: Link partner supports pause operation=0: Link partner does not support pause operation
Notor	9 com	100BASE-T4	RO SWC	1,90	Technology Ability Field. Received Code Word Bit 9 =1: Link partner supports 100BASE-T4 =0: Link partner does not support100BASE- T4
	8	100BASE-	RO	1'b0	Technology Ability Field. Received Code
		TX_FULL_DUPLEX	SWC		Word Bit 8 =1: Link partner supports 100BASE-TX full- duplex
					=0: Link partner does not support 100BASE- TX full-duplex
	7	100BASE- TX_HALF_DUPLEX	RO SWC	1'b0	Technology Ability Field. Received Code Word Bit 7
					=1: Link partner supports 100BASE-TX half-duplex
		n for Midea			Mide2
	~	C KOK	~	, 40r	in tor
	011		01		0

	~	() ()	~	(1) (1)		
	Motor	rcomm YT8512C YT8512	2H Data	sheet		裕太微电子 MotorComm
NOTO		Note)		=0: Lin TX	nk partner does not support 100BASE-
					half-du	ıplex
	6	10BASE- Te_FULL_DUPLEX	RO SWC	1'b0	Techno Word I	ology Ability Field. Received Code Bit 6
						nk partner supports 10BASE-Te full-
					duplex	
						nk partner does not support 10BASE- -duplex
	5	10BASE- Te_HALF_DUPLEX	RO SWC	1'b0	Techno Word I	ology Ability Field. Received Code Bit 5
					=1: Lir	nk partner supports 10BASE-Te half-
		00			duplex	0
		Milde		4	11-	nk partner does not support 10BASE- f-duplex
	4:0	SELECTOR_FIELD	RO	5'h0	Selecto	or Field Received Code Word Bit 4:0
	- del		SWC			omi
20	MII RI	EGISTER 06H: AUTO-NEG	OTIATIO	ON EXP	ANSION	REGISTER
No	Bit	Symbol	Access		Default	Description
	15:5	Reserved	RO		11'h0	Always 0
	4	Parallel_Detection_fault	RO RC	LH	1'b0	=1: Fault is detected
			SWC			=0: No fault is detected
	3	Link_partner_next_page able	RO LH	SWC	1'b0	=1: Link partner supports Next
						page=0: Link partner does not support
						next page
	2	Local_Next_Page_able	RO		1'b1	=1: Local Device supports Next
						Page
		n for Midea				=0: Local Device does not Next Page
		NIGO	1	in for	Nigo	Page
		401		50		405
	~	<u>()</u>	~	5		all .

	Motor	comm YT8512C YT8512	Patasheet?	•	裕太微电子 Motor Comm
Moto	1	Page_received	RO RC LH	1'b0	=1: A new page is received=0: No new page is received
	0	Link_Partner_Auto_negotiati on_able	RO	1'b0	=1: Link partner supports auto- negotiation=0: Link partner does not support auto-negotiation

	MII RE	GISTER 07H: AUTO	-NEGOT	IATION	NEXT PAGE REGISTER	
	Bit	Symbol	Access	Default	Description	
	15	Next_Page	RW	1'b0	Transmit Code Word Bit 15	
					=1: The page is not the last page	
					=0: The page is the last page	
	14	Reserved	RO	1'b0	Transmit Code Word Bit 14	e de la constante de la consta
	13	Message_page_mode	RW	1'b1	Transmit Code Word Bit 13 =1: Message Page =0: Unformatted Page	*
		40		ş	=1: Message Page	
	A.			an	=0: Unformatted Page	
Motor	12	Ack2	RW	1'b0	Transmit Code Word Bit 12	
NO ^{ČO}			NO ^{to}		=1: Comply with message	
C,		~	2		=0: Cannot comply with message	
	11	Toggle	RO	1'b0	Transmit Code Word Bit 11	
					=1: This bit in the previously exchanged Code	
					Word is logic 0	
					=0: The Toggle bit in the previously exchanged	
					Code Word is logic 1	
	10:0	Message_Unformatte	RW	11'h1	Transmit Code Word Bits [10:0].	
		D_Field			These bits are encoded as Message Code Field	
					when bit[13] is set to 1, or as Unformatted Code	
					Field when bit[13] is set to 0.	

MII REGISTER 08H: AUTO-NEGOTIATION LINK PARTNER RECEIVED NEXT PAGE REGISTER omm for Midea

	1	40 ¹		an'		
	Motoro	comm YT8512C YT Symbol	r8512H	Datash	eet 裕太微电子 MotorComm	
NOTO	Bit	Symbol	Access	Default	Description	
12	15	Next_Page	RO	1'b0	Received Code Word Bit 15	
					=1: This page is not the last page	
					=0: This page is the last page	
	14	Reserved	RO	1'b0	Received Code Word Bit 14	
	13	Message_page_mode	RO	1'b0	Received Code Word Bit 13	
					=1: Message Page	
					=0: Unformatted Page	
	12	Ack2	RO	1'b0	Received Code Word Bit 12	
					=1: Comply with message	
					=0: Cannot comply with message	
	11	Toggle	RO	1'b0	Received Code Word Bit 11	20
		NIO-			=1: This bit in the previously exchanged Code	Ċ,
		401		ş	Word is logic 0	
	5			all.	=0: The Toggle bit in the previously exchanged	
	. jo.			S.	Code Word is logic 1	
Motor	10:0	Message_Unformatte	ROO	11 ' b0	Received Code Word Bit 10:0	
No		D_Field	N		These bits are encoded as Message Code Field	
					when bit[13] is set to 1, or as Unformatted Code	
					Field when bit[13] is set to 0.	

MII REGISTER 0AH: MASTER-SLAVE STATUS REGISTER

Bit	Symbol	Access	Default	Description
15	Master_Slave_Conf	RO RC	1'b0	This register bit will clear on read, rising of MII
	iguration_Fault	SWC		0.12 and rising of AN complete.
		LH		=1: Master/Slave configuration fault detected
				=0: No fault detected
14	Master_Slave_Conf	RO	1'b0	This bit is not valid unless register 0x1 bit5 is 1.
	iguration_Resolutio			=1: Local PHY configuration resolved to Master
	"			=0: Local PHY configuration resolved to Slave
	le l			Mr. Mr.
	a for			40 40 40
-	C .		Å	
de la	т.		SC.	of.

		40			40 ¹	
	~	<u>``</u>		- A		
	Motor	comm YT8512C Local_Receiver_Sta	YT8512	H Datas	heet 裕太微电子 Motor Comm	
XON	13	Local Receiver Sta	ROO	1'b0	=1: Local Receiver OK	
10	15	tus	N	1 00	=0: Local Receiver not OK	
					Always 0.	
	12	Remote_Receiver_	RO	1'b0	=1: Remote Receiver OK	
		Status			=0: Remote Receiver not OK	
					Always 0.	
	11	Link Partner_	RO	1'b0	This bit is not valid unless register 0x1 bit5 is 1.	
		1000Base-			=1: Link Partner supports 1000BASE-T half	
		T_Full_Duplex_Ca			duplex	
		pability			=0: Link Partner does not support 1000BASE-T	
					half duplex	
	10	Link_Partner_1000	RO	1'b0	This bit is not valid unless register 0x1 bit5 is 1.	2
		Base-			=1: Link Partner supports 1000Base-T full duplex	000
		T_Half_Duplex_Ca pability			=0: Link Partner does not support 1000Base-T full	
		public		5	duplex	
	9:8	Reserved	RO	2'b0	Always 0	
de la companya de la comp	7:0	Idle_Error_Count	RO SC	8'b0	Counter for Idle errors	
NOTOR			NOT		NOLO	I
6.	MII RE	EGISTER 0DH: MM	D ACCE	1	ROL REGISTER	
	Bit	Symbol	Access	Default	Description	
	15:14	Function	RW	2'b0	00 = Address	
					01 = Data, no post increment	
					10 = Data, post increment on reads and writes	
					11 = Data, post increment on writes only	
	13:5	Reserved	RO	9'b0	Always 0	
	4:0	DEVAD	RW	5'b0	MMD register device address.	
					00001 = MMD1	
					00011 = MMD3	
		0				0
						80.0
		n for Mide2			00111 = MMD7	
		40		~	40 40	41
	A.	, · · · · · · · · · · · · · · · · · · ·		an	ann ann	
	0			0	0	



NOTOF	0	comm YT8512C Y	×Ó	0	MotorComm
O,	Bit	Symbol	Access	Default	Description
	15:0	Address_data	RW	16'b0	If register 0xD bits [15:14] are 00, this register is used as MMD DEVAD address register. Otherwise, this register is used as MMD DEVAD data register as indicated by its address register.

MII REGISTER 0FH: EXTENDED STATUS REGISTER

	Bit	Symbol	Access	Default	Description	
	15	1000Base-X_Fd	RO	1'b0	PHY not able to support 1000Base-X_Fd	
	14	1000Base-	RO	1'b0	PHY not able to support 1000Base-X_Hd	
		X_Hd			0	0
	13	1000Base-T_Fd	RO	1'b0	PHY not able to support 1000Base-T_Fd	. ded
	12	1000Base-	RO	1'b0	PHY not able to support 1000Base-T_Hd	5
		Ф. Hg			40° 40°	
	11:8	Reserved	RO	1'b0	Reserved	
5	·P`	100Base-T1	RO	1.Pto	Reserved	
NOTON	6	1000Base-T1	RO	1'b0	Reserved	
6.	5:0	Reserved	RO	6'b0	Reserved	

MII REGISTER 10H: PHY SPECIFIC FUNCTION CONTROL REGISTER

Bit	Symbol	Access	Default	Description	
15:7	Reserved	RO	9'b0	Always 0.	
6:5	Cross_md	RW	2'b11	Changes made to these bits disrupt normal operation, thus a software reset is mandatory after the change. And the configuration does not take effect until software reset. 00 = Manual MDI configuration 01 = Manual MDIX configuration	
	Mideo			10 = Reserved	Mide
- MA	n for Miloc		anner	or ' mintor'	

	an	omm YT8512		ame		
1	Motorc	omm YT8512	С ҮТ8512Н Г	atashee	At 裕太微电子 Motor Comm	
Moto			Molo		11 = Enable automatic crossover for all modes	
	4	Int_polar_sel	RW	1'b0	No use.	
	3	Crs_on_tx	RW	1'b0	This bit is effective in 10BASE-Te half- duplex mode and 100BASE-TX mode: =1: Assert CRS on transmitting or receiving =0: Never assert CRS on transmitting, only	
	2	En_sqe_test	RW	1'b0	assert it on receiving. =1: SQE test enabled	
	2	Lin_sqt_test	κ.w	1 00	 =0: SQE test disabled Note: SQE Test is automatically disabled in full-duplex mode regardless the setting in this bit. 	200
	omm	En_pol_inv	RW	1.91	If polarity reversal is disabled, the polarity is forced to be normal in 10BASE-Te. =1: Polarity Reversal Enabled =0: Polarity Reversal Disabled	MOC
Motor	0	Dis_jab	RW MOTOR	1'b0	Jabber takes effect only in 10BASE-Te =1: Disable jabber function =0: Enable jabber function	

MII REGISTER 11H: PHY SPECIFIC STATUS REGISTER

Bit	Symbol	Access	Default	Description	
15:14	Speed_mode	RO	2'b00	This status bit is valid only when bit11 is	
				1. Bit11 is set when Auto-Negotiation is	
				completed or Auto-Negotiation is	
				disabled.	
				11 = Reserved	
				10 = 1000 Mbps	
				01 = 100 Mbps	
	. 80	>		00 = 10 Mbps	. 200
	, pr			11 1	n li
	form		40	× 401	43
\$	0		de la	all i	
L.			de.	SU.	

	4	401		~ 40		
	Motoro	comm YT8512	2C YT8512H Da	itasheet	· · · · · · · · · · · · · · · · · · ·	
Motor	13	Duplex	RONOLO	1'b0	This status bit is valid only when bit11 is 1. Bit11 is set when Auto-Negotiation is completed or Auto-Negotiation is disabled. =1: Full-duplex =0: Half-duplex	
	12	Page_Received _real-time	RO	1'b0	=1: Page received =0: Page not received	
	11	Speed_and_Du plex_Resolved	RO	1'b0	This bit is set when Auto-Negotiation is completed or Auto-Negotiation is disabled =1: Resolved =0: Not resolved	
	10	Link_status_re al-time	RO	1'b0	=1: Link up =0: Link down	ilded
	9:7	Reserced	RO	3'b111	Always 3'b111.	
Motor	5	MDI_Crossove r_Status Wirespeed_do	RO NIOTOTCOT	1°b0	This status bit is valid only when bit11 is 1. Bit11 is set when Auto-Negotiation is completed or Auto-Negotiation is disabled. The bit value depends on register 0x10 "PHY specific function control register" bits6~bit5 configurations. Register 0x10 configurations take effect after software reset. =1: MDIX =0: MDI =1: Downgrade	
	5	wifespeed_do wngrade	KU	1 00	=1: Downgrade =0: No Downgrade	
	4:2	Reserved	RO	3'b0	Always 0.	
	1	Polarity_Real_ Time	RO	1'b0	=1: Reverted polarity=0: Normal polarity	200
	omit	Time Time	6	nmio	=1: Reverted polarity =0: Normal polarity	44

	Rich	401		01/11/0	
1	Notor	comm ¥18512	2C YT8512H Da	itasheet	裕太微电子 Motor Comm
MOTO	0	Jabber_Real_T ime	ROMOTO	1'b0	=1: Jabber is asserted, =0: No jabber

-	MII RI	EGISTER 12H: INTERR	RUPT MASK REG	ISTER		
	Bit	Symbol	Access	Default	Description	
	15	Auto-	RW	1'b0	=1: Interrupt enable	
		Negotiation_Error_int			=0: Interrupt disable	
		_mask		111.0		
	14	Speed_Changed_int_ma	RW	1'b0	=1: Interrupt enable	
					=0: Interrupt disable	
	13	Duplex_changed_int_m	RW	1'b0	=1: Interrupt enable	
					=0: Interrupt disable	~
	12	Page_Received_int_mas	RW	1'b0	=1: Interrupt enable	. 800
		k Mil		'Un	=0: Interrupt disable	ilded
	11	Link_Failed_int_mask	RW	1'ь0	=1: Interrupt enable	
	- Ch	<u></u>	ann		=0: Interrupt disable	
~	10	Link_Succeed_int_mask	RW	1'b0	=1: Interrupt enable	
Notor		1	o ^v		=0: Interrupt disable	
O,	9	Reserved	RW	1'b0	Reserved	
	8	Reserved	RW	1'b0	Reserved	
	7	Reserved	RW	1'b0	Reserved	
	6	WOL_int_mask	RW	1'b0	=1: Interrupt enable	
					=0: Interrupt disable	
	5	Wirespeed_downgraded	RW	1'b0	=1: Interrupt enable	
		_int_mask			=0: Interrupt disable	
	4:2	Reserved	RW	3'b0	No used.	
	1	Polarity_changed_int_m	RW	1'b0	=1: Interrupt enable	
		ask			=0: Interrupt disable	
		200	I	X	0°	200
		NIC		NI		NO.
		n for Midea	omm	5		45
	2	9	all		an	
	0)		0		O'	



15 Auto- Negotiation_Error_ INT RO RC I'b0 Error can take place when any of the following happens: 1 NT NASTER/SLAVE does not resolve correctly Parallel detect fault No common HCD 1 No common HCD Link does not come up after negotiation is complete Selector Field is not equal 1 No common HCD Link does not come up after negotiation is complete Selector Field is not equal 1 ND common HCD Link does not come up after negotiation is complete Selector Field is not equal 1 NEXT PAGE WATH sais in INEXT PAGE WATH sais in INEXT PAGE WATH sais in INEXT PAGE WATH sais in NEXT PAGE WATH sais in SEXT PAGE wath sais place wath sais in SEXT	Bit Sy	ymbol	Access	Default	Description
14Speed_Changed_INKO KC1 60-1. Speed changedTT-0: Speed not changed13Duplex_changed_IRO RC1'b0=1: duplex changedNTNT-0: duplex not changed=0: duplex not changed12Page_Received_INRO RC1'b0=1: Page receivedTTRO RC1'b0=1: Link down takes place11Link_Failed_INTRO RC1'b0=1: Link down takes place10Link_Succeed_INTRO RC1'b0=1: Link up takes place	No IN	legotiation_Error_			 the following happens: MASTER/SLAVE does not resolve correctly Parallel detect fault No common HCD Link does not come up after negotiation is complete
13Duplex_changed_I NTRO RC1'b0=1: duplex changed =0: duplex not changed12Page_Received_IN TRO RC1'b0=1: Page received =0: Page not received11Link_Failed_INTRO RC1'b0=1: Link down takes place =0: No link down takes place10Link_Succeed_INTRO RC1'b0=1: Link up takes place	14 S _F	peed_Changed_IN	0.		Q.
NT Image: Solution of the soluti	Т				=0: Speed not changed
T T =0: Page not received 11 Link_Failed_INT RO RC 1'b0 =1: Link down takes place 10 Link_Succeed_INT RO RC 1'b0 =1: Link up takes place			RO RC	1'b0	
10 Link_Succeed_INT RO RC 1'b0 =1: Link up takes place		-	RO RC	1'b0	_
	11 Li	ink_Failed_INT	RO RC	1'b0	_
9 Reserved RO 1'b0 Always 0.	10 Li	ink_Succeed_INT	RO RC	1'b0	
	9 Re	eserved	RO	1'b0	Always 0.




	~	(¹)	an s	<i>'</i> 0 <i>'</i>	
Motor	Motor	comm YT8512C `	YT8512H Datash	eet	裕太微电子 MotorComm
NOTO	8	Reserved	RO	1'b0	Always 0.
6.	7	Reserved	RO	1'b0	Always 0.
	6	WOL_INT	RO RC	1'b0	=1: PHY received WOL magic frame.
					=0: PHY didn't receive WOL magic frame.
	5	Wirespeed_downgr aded_INT	RO RC	1'b0	=1: speed downgraded.=0: Speed didn't downgrade.
	4:2	Reserved	RO	3'b0	Always 0.
	1	Polarity_changed_I NT	RO RC	1'b0	=1: PHY revered MDI polarity=0: PHY didn't revert MDI polarity
	0	Jabber_Happened_I NT	RO RC	1'b0	 =1: 10BaseTe TX jabber happened =0: 10BaseTe TX jabber didn't happen
	-	()	6		

MILREGISTER 14H: SPEED AUTO DOWNGRADE CONTROL REGISTER

	Bit	Symbol	Access	Default	Description
Notor	15:12	Reserved	RO	4'b0	Always 0.
0,	11	En_mdio_latch	RW	1'b1	=1: To latch MII/MMD register's read
					out value during MDIO read
					=0: Do not latch MII/MMD register's
					read out value during MDIO read
	10:6	Reserved	RW SC	5'b0	Reserved
	5	En_speed_downgrade	RW	1'b1	When this bit is set to 1, the PHY
					enables smart-speed function. Writing
					this bit requires a software reset to
					update.
	4:2	Autoneg retry limit pre-	RW	3'b011	If these bits are set to 3, the PHY
		downgrade			attempts five times (set value 3 +
					additional 2) before downgrading. The
		tor Midea			additional 2) before downgrading. The
		40		40	401 47
	A.		Á	Il.	an
	0		0	*	O)

	Motorc	omm YT8512C YT8	512H Da	tasheet	裕太微电子 MotorComm
Motor		1	300		number of attempts can be changed by these bits.
	1	Bp_autospd_timer	RW	1'b0	 =1: the wirespeed downgrade FSM will bypass the timer used for link stability check; =0: not bypass the timer, then links that established but hold for less than 2.5s would still be taken as failure, autoneg retry counter will increase by 1.
	0	Reserved	RO	1'b0	Always 0.

MII REGISTER 15H: RX ERROR COUNTER REGISTER



MII REGISTER 1EH: DEBUG REGISTER'S ADDRESS OFFSET REGISTER

Bit	Symbol	Access	Default	Description
15:0	Extended_Register_Addr	RW	16'h0	It's the address offset of the EXT
	ess _Offset			that will be Write or Read

MII REGISTER 1FH: DEBUG REGISTER'S DATA REGISTER

Bit	Symbol	Access	Default	Description	
15:0	Extended_Register_Datas	RW	16'b0	It's the data to be written to the EXT	
				indicated by the address offset in	
				register 0x1E, or the data read out	
				from that debug register.	
	NIDE2	1		10er	1000
	Pri		n n n		
	40		×0`	40°	4
~		~	6	all.	
SU.		6	*	S.	

48



EXT 200AH: 10BT POWER CONTROL, REGISTER Bit Symbol Access Default Description 15:11 Reserved RW 5'b11001 Reserved 10 En_10bt_idl RW 1'b1 =1: In 10BT mode, if there's no data or NLP to transmit, shut off DAC; otherwise turn on the DAC; =0: In 10BT, DAC will not be turn off. 9:0 Reserved RW 10'b1000001000 Reserved

	EXT 400	00H: EXTENDED COM	IBO CON	TROL1	<u>A</u>	
	Bit	Symbol	Access	default	Description	
	15:12	Reserved	RO	4'b0	Description Remote loopback control 1'b0: disable 1'b1: enable	
	11	Remote_Loopback	RW	1'b0	Remote loopback control	
	- Cul				1'b0: disable 1'b1: enable	
	10:9	Reserved	RW	2'b0	Reserved	
Motor			XV XV		×O.	
L)	8	Reserved	RW	1'b0	Reserved	
-	7:6	Reserved	RW	2'b00	Reserved	
	5	Jumbo_Enable	RW	1'b0	Enable Jumbo frame reception up to	
					18KB frame, when disabled only up to	
					4.5KB frame supported	
					0: disable jumbo frame reception	
					1: enable jumbo frame reception	
	4	Rmii_RX_DV_sel	RW	1'b0	Drive PAD CRS_DV of RMII by	
					CRS_DV or RX_DV.	
					0: by CRS_DV	
					1: by RX_DV	
	3	Reserved	RW	1'b0	Reserved	
		Reserved	I	minitor	Nidea omntor Nidea	
	~	401		40	49	Э
	aller,			an.	all'h	
	Ω^{*}			*	.();	_

49

	~	comm YT8512C YT8 Wol_en		AN 40'			
	Motor	comm YT8512C YT8	3512H D	atasheet		裕太微电子 Motor Comm	
~~~~·	2	Wol_en	RW	1'b0	1: en	able WOL mechanism.	
12		N			0: di	sable WOL.	
	1	Rmii_en	RW	1'b0	Its d	efault value is determined by	
					pow	er on strapping.	
					1: en	able RMII mode;	
					0: di	sable RMII mode.	
	0	Clk_sel	RW	1'b0	Its d	efault value is determined by	
					pow	er on strapping.	
					1: in	put TXC/RXC;	
					0: ot	utput TXC/RXC.	
					{rmi	i_en, clk_sel}:	
		0			2'b0	0: MII mode;	
					2'b0	1: REMII mode;	
		KOT MIDER		5	2'b1	0: MII mode; 1: REMII mode; 0: RMII2 mode; 1: RMII1 mode.	2
		() ()		40	2'b1	1: RMII1 mode.	
	-CC		4	C.		ACT.	1
NOTOR	EXT 4	001H: EXTENDED PA	D CONTR	OL			
×0`	Bit	Symbol	Acces	s default		Description	
Nº	15	Output_int_or_wol	RW	1'b1		YT8512, control to output general	
•		`				INTn or WOL INTn to PAD	
						LED0_INTN_PMEB, when	
						power on strapping value of	
						RXD[1] is 1.	
						1'b1: output general INTn;	
						1'b0: output WOL INTn.	
	14:6	Reserved	RW	9'b0000	00011	Reserved	
	5:4	Xmii_Dr	RW	2'b10		Xmii interface driver strength	
	2.2	Mdia Dr	DW	2%11		control in non-scan mode.	-
	3:2	Mdio_Dr	RW	2'b11		Mdio pin driver strength control in non-scan mode.	
	1:0	Reserved	RW	2'b11		Reserved	1
	L	1	I	1		1	1
		003H: EXTENDED CO					

EXT 4003H: EXTENDED COMBO CONTROL2 Bit Symbol Access default Description
50

	A.	comm YT8512C Y		art	40		
1	Motor	comm YT8512C	YT8512	H Datas	heet	裕太微电子 MotorComm	
NOTO.	15	Reserved	NOTO	RW	1'b0	Reserved	1
12.	14	Slave_jitter_test	12	RW	1'b0	Mux clk_dac to rxc in slave jitter	l
						test mode	l
						1: enable	l
						0: disable	l
	13:10	Reserved		RW	4'b0	Reserved	l
	9:7	Wol_lth_sel		RW	3'b100	Wol_lth_sel[0] control WOL INTn	l
						to be a level or a pulse.	l
						1'b1: a pulse;	l
						1'b0: a level.	l
						Wol_lth_sel[2:1] control WOL	l
						INTn pulse width when	l
						Wol_lth_sel[0] is 1.	l
						2'b00: 10us;	l
						2'b01: 100us;	l
						2'b10: 1ms;	
		00				2'b11: 10ms.	00
	6	En_isolate_txc		RW	1'b1	When isolate (mii.0.10) is 1,	Nidea
		P.			S.C.	control to make TXC input or not.	17
		50			50	1'b1: input;	l
	5			5	<u>`</u>	1'b0: keep TXC previous direction.	l
	5	En_isolate_rxc		RW	1'b1	When isolate (mii.0.10) is 1,	l
	.0.			CO.		control to make RXC input or not.	1
Motor			NOTO			1'b1: input;	1
NO			NO			1'b0: keep RXC previous direction.	1
6.	4:0	Reserved	10.	RW	5'b01111	Reserved	
	L	1		I	1		

# EXT 4004H: WOL MAC ADDRESS

Bit	Symbol	Access	default	Description
15:0	Mac_addr_loc[47:32]	RW	16'b0	mac address for WOL

# EXT 4005H: WOL MAC ADDRESS

Bit	Symbol	Access	default	Description
15:0	Mac_addr_loc[31:16]	RW	16'b0	mac address for WOL

# EXT 4006H: WOL MAC ADDRESS

Bit	Symbol	Access	default	Description		
15:0	Mac_addr_loc[15:0]	RW	16'b0	mac address for WOL		
	n for Midea	2	40r Mi	000	in for	Mide ²
Ju,		alli			all'	



Moto	orcomm YT8512C	YT8512	H <b>Da</b> tas	heet 裕太微电子 Motor Comm	-
EXT 4		Access		Description	
	Symbol		default	-	
15	Pkg_chk_en	RW	1'b0	1: to enable RX/TX package checker. RX checker checks the MII data at transceiver's PCS RX; TX checker checks the MII data at mii_bridge's TX.	
14	Pkg_en_gate	RW	1'b1	<ul> <li>1: to enable gate all the clocks to package self- test module when bit15 pkg_chk_en is 0, bit13 bp_pkg_gen is 1 and bit12 pkg_gen_en is 0;</li> <li>0: not gate the clocks.</li> </ul>	
13	Bp_pkg_gen	RW	1'b1	<ol> <li>1: normal mode, to send xMII TX data from PAD;</li> <li>0: test mode, to send out the MII data generated by pkg_gen module.</li> </ol>	
12		RW SC		1: to enable pkg_gen generating MII packages. But, the data will only be sent to transceiver when Bit13 bp_pkg_gen is 1'b0. If pkg_burst_size is 0, continuous packages will be generated and will be stopped only when pkg_gen_en is set to 0, Otherwise, after the expected packages are generated, pkg_gen will stop, pkg_gen_en will be self-cleared.	
11:8	Pkg_prm_lth	RW	4'd8	The preamble length of the generated packages, in Byte unit. Pkg_gen function only support >=2 Byte preamble length. Values smaller than 2 will be ignored by the pkg_gen module.	
7:4	Pkg_ipg_lth	RW	4'd12	The IPG of the generated packages, in Byte unit. Pkg_gen function only support >=2 Byte preamble length. Values smaller than 2 will be ignored by the pkg_gen module.	
	mforMidea		4	tor Midea	NIDE

comm for Midea

I	Matoro	VT85120	VTQ510		hoat			
Motorcomm YT8512C YT8512H Datasheet       裕太微         3       Xmit_mac_force_       RW       1'b0       1: To enable pkg_gen to send out the								
NOLO	3	Xmit_mac_force_	RW	1'b0	1: To enable pkg_gen to send out the			
6,		gen	6.		generated data even when the link is not			
					established.			
	2	Pkg_corrupt_crc	RW	1'b0	1: to make pkg_gen to send out CRC error			
					packages.			
					0: pkg_gen sends out CRC good packages.			
	1:0	Pkg_payload	RW	2'b0	Control the payload of the generated packages.			
					00: increased Byte payload;			
					01: random payload;			
					10: fix pattern 0x5AA55AA5			
					11: reserved.			

-	EXT 40A1H: PKG_SELFTEST CONTROL								
	Bit	Symbol	Access	default	Description				
	15:0	Pkg_length	RW	16'd64	To set the length of the generated packages.				
-	Å			d'	AN'				
]	EXT 40 <i>A</i>	A2H: PKG_SELFTEST	CONTRO	)L	S.				
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Bit	Symbol	Access	default	Description				
MOTO	15:0	Pkg_burst_size	RW	16'b0	To set the number of packages in a burst of				
12		14			package generation.				
					0: continuous packages will be generated.				

EXT 40A3H: PKG_SELFTEST STATUS

Bit	Symbol	Access	default	Description
15:0	Pkg_ib_valid_high	RO	16'b0	Pkg_ib_valid[31:16], pkg_ib_valid is the number of RX packages from wire whose CRC are good and length are >=64Byte and <=1518Byte.

EXT 40A4H: PKG_SELFTEST STATUS Bit Symbol Access default Description

	an	40 ¹		03 M	
1	Motorco	omm YT8512C YT85	512H D	atashee	t Motor Comm
Molo	15:0	Pkg_ib_valid_low	RO	16'b0	Pkg_ib_valid[15:0], pkg_ib_valid is the number of RX packages from wire whose CRC are good and length are >=64Byte and <=1518Byte.

EXT 40	EXT 40A5H: PKG_SELFTEST STATUS								
Bit	Symbol	Access	default	Description					
15:0	Pkg_ib_os_good_high	RO	16'b0	Pkg_ib_os_good[31:0], pkg_ib_os_good is the number of RX packages from wire whose CRC are good and length are >1518Byte.					


EXT 40	A6H: PKG_SELFTEST	STATUS			_
Bit	Symbol	Access	default	Description	2
15:0	Pkg_ib_os_good_low	RO	16'b0	Pkg_ib_os_good[15:0], pkg_ib_os_good is the number of RX packages from wire whose CRC are good and length are >1518Byte.	100
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		4	an.	alli	
EXT 40	A7H: PKG_SELFTEST	STATUS		0	-

Bit         Symbol         Access         default         Description	
15:0       Pkg_ib_us_good_high       RO       16'b0       Pkg_ib_us_good[31:0], pl         the number of RX package       CRC are good and length	es from wire whose

# EXT 40A8H: PKG_SELFTEST STATUS

Bit	Symbol	Access	default	Description
15:0	Pkg_ib_us_good_low	RO	16'b0	Pkg_ib_us_good[15:0], pkg_ib_us_good is the number of RX packages from wire whose CRC are good and length are >1518Byte.

EXT 40	A9H: PKG_SELFTEST	STATUS			
Bit	Symbol	Access	default	Description	
ant	n for Midea		nmfo	r Midea	1 <b>0</b> 00



EXT 40	EXT 40AAH: PKG_SELFTEST STATUS							
Bit	Symbol	Access	default	Description				
15:0	Pkg_ib_os_bad	RO	16'b0	pkg_ib_os_bad is the number of RX packages from wire whose CRC are wrong and length are >=1518Byte.				

# EXT 40ABH: PKG SELFTEST STATUS

	EAT +0ADII. I KO_SEEFTEST STATUS								
	Bit	Symbol	Access	default	Description				
	15:0	Pkg_ib_frag	RO	16'b0	pkg_ib_frag is the number of RX packages				
		2 Contraction of the second se			from wire whose length are <64Byte.	So.			
	nijos anijos anijos								
EXT 40ACH: PKG_SELFTEST STATUS									

# EXT 40ACH SELFTEST STATUS

		JACH. I KO_SLEI IESI	SIAIO	,	
	Bit	Symbol	Access	default	Description
	15:0	Pkg_ib_nosfd	RO	16'b0	pkg_ib_nosfd is the number of RX packages
1	50		NCO		from wire whose SFD is missed.
NO ^{XO}		10	50		NO.
Di	EXT 40	ADH: PKG_SELFTEST	STATUS	5	41

# EXT 40ADH: PKG_SELFTEST STATUS

Bit	Symbol	Access	default	Description
15:0	Pkg_ob_valid_high	RO	16'b0	Pkg_ob_valid[31:16], pkg_ob_valid is the number of TX packages from MII whose CRC are good and length are >=64Byte and <=1518Byte.

# EXT 40AEH: PKG_SELFTEST STATUS

Bit	Symbol	Access	default	Description	
15:0	Pkg_ob_valid_low	RO	16'b0	Pkg_ob_valid[15:0], pkg_ob_valid is the	-
				number of TX packages from MII whose	
				CRC are good and length are >=64Byte and	
	2			<=1518Byte.	2
	Nides		1	- Nides	1000
	xor ler		۶Ċ	5 61	
\$	0		S.	all'i	5
der.	-	ć	0	offic	



NOTO T	0	comm YT8512C YT85	*OTCO		t 社 社 社 社 社 社 社 社 社 社 社 社 社 社 社 社 社 社 社
h	Bit	Symbol	Access	default	Description
	15:0	Pkg_ob_os_good_high	RO	16'b0	Pkg_ob_os_good[31:0], pkg_ob_os_good is the number of TX packages from MII whose CRC are good and length are >1518Byte.

# EXT 40B0H: PKG SELFTEST STATUS

Bit	Symbol	Access	default	Description
15:0	Pkg_ob_os_good_low	RO	16'b0	Pkg_ob_os_good[15:0], pkg_ob_os_good is the number of TX packages from MII whose CRC are good and length are >1518Byte.

	EXT 40B1H: PKG_SELFTEST STATUS								
	Bit	Symbol	Access	default	Description				
	15:0	Pkg_ob_us_good_high	RO	16'b0	Pkg_ob_us_good[31:0], pkg_ob_us_good is				
		S.		ŝ	the number of TX packages from MII whose				
	ć			A N	CRC are good and length are <64Byte.				
	oll,		ð	Ç,	offici				
1	EXT 40	B2H: PKG_SELFTEST	STATUS		10×				
NOTO	Bit	Symbol	Access	default	Description				
6.	15:0	Pkg_ob_us_good_low	RO	16'b0	Pkg_ob_us_good[15:0], pkg_ob_us_good is				
					the number of TX packages from MII whose				
					CRC are good and length are >1518Byte.				

EXT 40	EXT 40B3H: PKG_SELFTEST STATUS							
Bit	Symbol	Access	default	Description				
15:0	Pkg_ob_err	RO	16'b0	pkg_ob_err is the number of TX packages from MII whose CRC are wrong and length are >=64Byte, <=1518Byte.				

# EXT 40B4H: PKG_SELFTEST STATUS Access Bit Symbol default Description comm for Midea comm for Midea

	Å	401			04 M	
1	Motor	comm YT8512C	YT85:	12H De	itashee	t 裕太微电子 Motor Comm
MOLO	15:0	Pkg_ob_os_bad	N	RO	16'b0	pkg_ob_os_bad is the number of TX packages from MII whose CRC are wrong and length are >=1518Byte.

EXT 40	EXT 40B5H: PKG_SELFTEST STATUS							
Bit	Symbol	Access	default	Description				
15:0	Pkg_ob_frag	RO	16'b0	pkg_ob_frag is the number of TX packages from MII whose length are <64Byte.				

EXT 40B6H: PKG_SI	ELFTEST STATUS
-------------------	----------------

Bit	Symbol	Access	default	Description			
15:0	Pkg_ob_nosfd	RO	16'b0	pkg_ob_nosfd is the number of TX packages from MII whose SFD is missed.			

# EXT 40B7H: PKG_SELFTEST CONTROL

					from wildse of D is missed.	
		200			200	200
	EXT 40	B7H: PKG_SELFTEST	CONTRO	DL	in and a second	2
	Bit	Symbol	Access	default	Description	
	15:1	Reserved	RO	15'ЪО	an't	
	.8	Pkgchk_txsrc_sel	RW	1'b0	Control the source of packages for pkg	
NOTOY	5		volco		checker in TX direction to check.	
Non		N	5.		1'b1: from pkg_gen;	
					1'b0: from xMII TX interface.	
	0	Pkgen_en_az	RW	1'b0	To send AZ LPI pattern during IPG of the	
					packages sent by pkg_gen.	

EXT 40B8	EXT 40B8H: PKG_SELFTEST CONTROL							
Bit	Symbol	Access	default	Description				
15:11	Reserved	RW	5'b0	No use.				
10:0	Pkgen_pre_az_t	RW	11'b0	Control the IDLE time after traffic and before sending LPI_IDLE, in unit us.				

EXT 401	39H: PKG_SELFTEST	CONTRO	DL			
Bit	Symbol	Access	default	Description		00
an	FORMIDE		nin to	Mille	mator	57


	Motorco	omm YT8512C YT	8512H D	atashee	t We was
1	5		No Co		L MotorComm
NOTO	15:11	Reserved	RW	5'b0	No use.
12	10:0	Pkgen_in_az_t	RW	11'b0	Control the time sending LPI_IDLE, in unit
					us.

# EXT 40BAH: PKG_SELFTEST CONTROL

Bit	Symbol	Access	default	Description
15:11	Reserved	RW	5'b0	No use.
10:0	Pkgen_aft_az_t	RW	11'b0	Control the IDLE time from end of LPI_IDLE to the beginning of next package.

	EXT 400	COH: LED0 CONTROL				
	Bit	Symbol	Access	default	Description	
	15	Led_force_en	RW	1'b0	To enable LED force mode.	e de
	14:13	Led_force_mode	RW	2'b0	Valid when bit15 led_force_en is set.	MOG
	(	or The second se		×0	00 = force LED OFF;	
	de la constanción de la constanci de la constanción de la constanción de la constanc			S. C. S.	01 = force LED ON;	
-	.0		, co		10 = force LED to blink at Blink Mode1;	
NOTON			KON CON		11 = force LED to blink at Blink Mode0.	
20		l'	)		There are 4 Blink Mode, which are	
					different at blink frequency.	
					Refer to EXT 40C2 for detail of Blink	
					Mode0~3.	





	5	40		40		
	Motorc	omm YT8512C YT8	512H D	atashee	t 裕太微电子 Motor Comm	
Motor	8	Led_rxact_blk_en	RW	1'b1	If bit12 Led_act_blk_ind is 1, or it is 0 and LED ON at certain speed or duplex more is/are activated, when PHY link up and RX is active, =1: make LED BLINK at Blink mode 0 or 1 based on traffic weight; =0: don't make LED BLINK.	
	7	Led_txact_on_en	RW	1'b0	=1: if BLINK status is not activated, when PHY link up and TX is active, make LED ON at least 2 second	
	6	Led_rxact_on_en	RW	1'b0	=1: if BLINK status is not activated, when PHY link up and RX is active, make LED ON at least 2 second	
	5	Led_ht_on_en	RW	1'b0	=1: if BLINK status is not activated, when PHY link up and speed mode is 100Mbps, make LED ON;	hide ²
Motor	4 onin	Led_bt_on_en	RW	1'ы	=1: if BLINK status is not activated, when PHY link up and speed mode is 10Mbps, make LED ON;	
Moto	3	Led_col_blk_en	RW	1'b0	=1: if PHY link up and collision happen, make LED BLINK at Blink mode 0 or 1 based on 40C1h bit6 col_blk_sel;	
	2	Led_ht_blk_en	RW	1'b0	=1: if PHY link up and speed mode is 100Mbps, make LED BLINK at Blink mode 2;	
	1	Led_bt_blk_en	RW	1'b0	<ul><li>=1: if PHY link up and speed mode is</li><li>10Mbps, make LED BLINK at Blink mode</li><li>3;</li></ul>	
	0	Dis_led_an_try	RW	1'b1	<pre>when PHY is active and auto-negotiation is at LINK_GOOD_CHECK status, =1: LED will be on; =0: LED will be off.</pre>	
	ann	for Midea	ð	nmto	=0: LED will be off.	Nide ²

Motorcomm YT8512C YT8512H Datasheet



NOTON			×01		Motor comm	
No	Bit	C1H: LED0/1 CONTRO	Access	default	Description	
	15:10	Reserved	RO	6'b0	Always 0.	
	9	Invert_led_duty	RW	1'b0	=1: to invert the duty cycle of ON and OFF, namely make LED ON time short and OFF time long.	
	8	Lpbk_led_dis	RW	1'b0	<ul> <li>=1: In internal loopback mode, LED will not blink;</li> <li>=0: In internal loopback mode, LED will still blink if it's configured to blink on activity.</li> </ul>	
	7	Jabber_led_dis	RW	1'b1	<ul> <li>=1: when 10Mbps Jabber happens, LED will not blink;</li> <li>=0: when 10Mbps Jabber happens, LED will still blink if it's configured to blink on TX.</li> </ul>	ilde2
Motor	⁶ nm	Col_blk_sel	RW	1'b1	<ul> <li>=1: when collision happens, LED blink at Blink Mode0;</li> <li>=0: when collision happens, LED blink at Blink Mode1;</li> </ul>	
	5	En_led_act_level	RW	1'b0	<ul> <li>=1: to make LED blink at different frequency (Blink mode 0) when traffic weight is high.</li> <li>=0: to make LED blink always at Blink mode 1 no matter what the traffic weight is.</li> </ul>	
	4:0	Led_act_level_th	RW	5'd12	Traffic is heavy or not's threshold. RX/TX traffic is monitored separately. In 1s interval, if RX or TX traffic active time > Led_act_level_th*42ms, then the traffic is heavy; otherwise, traffic is not heavy.	0
	2	for Midea		AN 40	heavy.	ide'o 61
	SU.		Ó	0.	on	

Motorcomm YT8512C YT8512H Datasheet




EXT		10 ¹		Motor Comm	
Bit	40C2H: LED0/1 CON Symbol	Access	default	Description	
15:12	2 Freq_sel_c0	RW	4'd14	Control the LED blink frequency in Blink mode 0.	
Notorcom	mtornidea	Motorcot		ON/OFF duty cycle could be reverted by 40C1h bit9 invert_led_duty. Below description is the default ON/OFF cycle, that is invert_led_duty=0. 4'd0=LED blink once every 10s, 6% OFF; 4'd1=LED blink once every 9.4s, 7% OFF;	idea
	0			4'd14=LED blink at 8Hz, 50% OFF; 4'd15=LED blink at 10Hz, 50% OFF;	-0
	Mider			Mider	ilder.
	In for Midea		nnto	4'd15=LED blink at 10Hz, 50% OFF;	62
6	(C		an	an	

	an	40 ¹		and to	
	Motorco	omm YT8512C YT8	3512H D	atashee	et 裕太微电子 Motor Comm
MOTOR	11:8	Freq_sel_c1	RW	4'd12	Control the LED blink frequency in Blink mode 1.
					See description in bit15~12 Freq_sel_c0 for detail.
	7:4	Freq_sel_c2	RW	4'd7	Control the LED blink frequency in Blink mode 2.
					See description in bit15~12 Freq_sel_c0 for detail.
	3:0	Freq_sel_c3	RW	4'd5	Control the LED blink frequency in Blink mode 3. See description in bit15~12 Freq_sel_c0 for detail.

	EXT 400	C3H: LED1 CONTROL			
	Bit	Symbol	Access	default	Description
	15	Led_force_en	RW	1'b0	To enable LED force mode.
	14:13	Led_force_mode	RW	2'b0	Valid when bit15 led_force_en is set.
	ann			all	00 = force LED OFF;
~	.O.		100	*	01 = force LED ON;
NOTOR		N	3°0.		10 = force LED to blink at Blink Mode1;
0,		6,			11 = force LED to blink at Blink Mode0.
					There are 4 Blink Mode, which are
					different at blink frequency.
					Refer to EXT 40C2 for detail of Blink
					Mode0~3.





		40 ¹		ક્વ		
	2			d.		
Motor	Motorco	omm YT8512C YT8	512H D	atashee	t 裕太微电子	
N. N	5		No.		MotorComm	_
NOU	8	Led_rxact_blk_en	RW	1'b1	If bit12 Led_act_blk_ind is 1, or it is 0 and	
0,		V			LED ON at certain speed or duplex more	
					is/are activated, when PHY link up and RX	
					is active,	
					=1: make LED BLINK at Blink mode 0 or	
					1 based on traffic weight;	
					=0: don't make LED BLINK.	
	7	Led_txact_on_en	RW	1'b0	=1: if BLINK status is not activated, when	
					PHY link up and TX is active, make LED	
					ON at least 10ms;	
	6	Led_rxact_on_en	RW	1'b0	=1: if BLINK status is not activated, when	
					PHY link up and RX is active, make LED	
					ON at least 10ms;	
	5	Led_ht_on_en	RW	1'b1	=1: if BLINK status is not activated, when	00
		NIOU			PHY link up and speed mode is 100Mbps,	NOU
		A P			make LED ON;	1
	4	Led_bt_on_en	RW	1'b0	=1: if BLINK status is not activated, when	
	de			C/	PHY link up and speed mode is 10Mbps,	
Motor	. <u>`</u> `		. _с о	•	make LED ON;	
×01	3	Led_col_blk_en	RW	1'b0	=1: if PHY link up at FE and collision	
2		l'			happen, make LED BLINK at Blink mode	
					0 or 1 based on 40C1h bit6 col_blk_sel;	
	2	Led_ht_blk_en	RW	1'b0	=1: if PHY link up and speed mode is	
					100Mbps, make LED BLINK at Blink	
					mode 2;	
	1	Led_bt_blk_en	RW	1'b0	=1: if PHY link up and speed mode is	
					10Mbps, make LED BLINK at Blink mode	
					3;	
	0	Reserved	RO	1'b0	Always 0.	
	1			1		1

ommfor Midea mmfor Midea mmfor Midea

Motorcomm YT8512C YT8512H Datasheet



CHARACTERISTICS

# ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min	Max	Unit
DVDD33	3.3 V power supply	-0.3	3.70	V
AVDD33	3.3 V power supply	-0.3	3.70	V
AVDDL	1.2 V power supply	-0.2	1.50	V
DVDDL	1.2 V power supply	-0.2	1.50	V

# **RECOMMENDED OPERATING CONDITION**

Description		Pins		Min	Тур	Max	Unit
Power supply	2	DVDD33		2.97	3.30	3.63	V
		AVDD33	6.	2.97	3.30	3.63	V
4	2	AVDDL	D,	1.08	1.20	1.32	V 👟
5		DVDDL	<u>,</u>	1.08	1.20	1.32	è As
YT8512	YT8512C Ambient Operation Temperature Ta			0	-	70	°C
YT8512	H Ambier	nt Operation Temperature Ta	ì	-40	-	85	•
ON N	/laximum .	Junction Temperature				125	°C
lor0		A NORD			NO NO	0	
CRYSTAL RE	QUIREM	ENT			N		
Sumh	പ	Description	M	л П	wn M	lov	Init

0	NOTOFO			XOTO		
CRYSTAL REQUIRE	AENT	No				
Symbol	Description	Min	Тур	Max	Unit	
F ref	Crystal Reference	-	25	-	MHz	
	Frequency					
F ref Tolerance	Crystal Reference	-50	-	50	ppm	
	Frequency tolerance					
Duty Cycle	Reference clock input	40	-	60	%	
	duty cycle					
ESR	Equivalent Series	-		50	ohm	
	Resistance					
DL	Drive Level	-	-	0.5	mW	
Vih	Crystal output high level	1.4	-	_	V	
Vil	Crystal output low level	-	-	0.4	V	

cmm for Midea comm for Midea control Midea




Notor	Motorcomm YT8512 OSCILLATOR/EXTER	2C YT8512H Datas NAL CLOCK REQUI	CYT8512H Datasheet AL CLOCK REQUIREMENT			裕太微电子 Motor Comm		
12	Parameter	Condition	Min	Тур	Max	Unit		
	Frequency			25		MHz		
	Frequency tolerance	Ta= -40~85 C	-50		50	PPM		
	Duty Cycle		40	-	60	%		
	Peak to Peak Jitter				200	ps		
	Vih		1.4		AVDD33+0.3	V		
	Vil				0.4	V		
	Rise Time	10%~90%			10	ns		
	Fall Time	10%~90%			10	ns		
	Temperature Range	YT8512C	0		70	°C		
	Temperature Range	YT851H	-40		85	°C		

# DC CHARACTERISTICS


comm for Midea

	Symbol	Description	Min	Тур	Max	Unit	
	DVDD33	3.3V power supply	2.97	3.3	3.63	V	. 200
	AVDD33	3.3V power supply	2.97	3.3	3.63	V	j0°
	DVDDL	1.2V power supply	1.08	1.2	1.32	v	2
	AVDDL	1.2V power supply	1.08	1.2	1.32	Ś	
	Voh 3.3V	Minimum High Level Voltage Output	2.4	-	3.6	v	
	-Cl	Voltage			- C		
	Vol 3.3V	Minimum Low Level Voltage Output	-0.3	-	0.4	V	
xO		Voltage		хÖ			
MOTON	Vih 3.3V	Maximum High Level Input Voltage	2	NO'	-	V	
L.	Vil 3.3V	Maximum Low Level Input Voltage	-	11.	0.8	V	

cmm for Midea control Midea



	Symbol	Description	Min	Тур	Max	Unit	
	T _{DLY_MDIO}	MDC to MDIO Output Delay Time			20	ns	
	T _{SU_MDIO}	MDIO Input to MDC Setup Time	10			ns	5.0°
	T _{HD_MDIO}	MDIO Input to MDC Hold Time	010			ns	NO
	T _{P_MDC}	MDC Period	80			ns	17
	T _{H_MDC}	30			(Jay)		
	T L_MDC	MDC Low	30		4	ns	
	Maximum Freque	ncy = 12.5M Hz			2		
- A	<u>.</u> 0.	NOTCO.			1°0.		
NOTON	POWER ON SEQ	QUENCE/CLOCK/RESET		Note			
	<u>3.3</u> V						
	1 2V	>=0ms					




When using crystal, the clock generated internally, or 1.2V power from internal LDO, the sequence between clock and 3.3V, or 1.2V and 3.3V is determined by YT8512 inside and can be ignored.

control Midea When using external clock CLK_25MHz or 1.2V power from external power supply, the sequence between CLK_25MHz and 3.3V, or 1.2V and 3.3V should meet the requirements of the figure above. _25Mi




Motorcomm YT8512C YT8512H Datasheet No matter the clock and 1.2V from internal or external, for a reliable power on reset, suggest to keep asserting the reset low long enough (10ms) to ensure the clock is stable and clock-to-reset 10ms requirement is satisfied.

# AUTO-NEGOTIATION FAST LINK PULSE (FLP) TIMING




comm for Midea cmm for Midea comm for Midea 69




crom for Midea comm for Midea control Midea

Motor	Motorcon MII RECE	nm YT8512C YT8512H PTION CYCLE TIMING	Datasheet		NO	orco ^{裕;}	太微电子 torComm	
$\begin{array}{c} RXCLK \\ RXD[0:3] \\ RXDV \\ RXER \end{array} \xrightarrow{t_4} \xrightarrow{t_5} \xrightarrow{t_7} \xrightarrow{t_7} \xrightarrow{V_{IH(min)}} \\ V_{IL(max)} \\ V_{IL(max)} \\ V_{IL(max)} \end{array}$								
		RXCLK RXDV RXD[0:3] CRS TPRX+-		Nides				Midea
	Symbol	Description RXCLK High Pulse Width	100Mbps	Minimum 14	Typical 20	Maximum	Unit ns	
	omin	KACLK Ingil I uise widui	10Mbps	14 14 0	200	260	ns	
Motor	t2	RXCLK Low Pulse Width	100Mbps 10Mbps	14 14 0	20 200	26 260	ns ns	
	t3	RXCLK Period	100Mbps	-	40	-	ns	
			10Mbps	-	400	-	ns	
	t4	RXER, RX_DV,RXD[0:3] Setup to RXCLK Rising Edge	100Mbps	10	-	-	ns	
			10Mbps	10	-	-	ns	
	t5	RXER, RX_DV, RXD[0:3]	100Mbps	10	-	-	ns	
		Hold After RXCLK Rising Edge	10Mbps	10	-	-	ns	
	t6	Receive Frame to CRS High	100Mbps	-	-	130	ns	
	.7		10Mbps	-	-	2000	ns	
	t7	End of Receive Frame to CRS Low	100Mbps	-	-	240 1000	ns	
	t8	Dessive Frome to Compled	10Mbps 100Mbps	-	-	150	ns	
	18	Receive Frame to Sampled Edge of RX_DV	-	-	-	3200	ns	
	t9		10Mbps 100Mbps	-	-		ns	
		End of Receive Frame to Sampled Edge of RX_DV	-	- Co	> _	120	ns	S.
			TOMOPS	NO	-	1000	IIS	NIO
	omm	orm	10Mbps	l.			401	Midea 71



ommfor Midea minfor Midea minfor Midea



ommfor Midea minfor Midea mifor Midea

Motorcomm YT8512C YT8512H Datasheet



# POWER CONSUMPTION

MII MODE					
Cond	ition	3.3V(Pull up)	AVDD33	DVDD33	3.3V
					total(mA)
Re	set	0	5.2	0	5.2
Power down		0	5.4	0.1	5.5
Hiber	nation	0	6	0.1	6.1
Act	ive	0	44.3	0.7	45
Link	10M	4.2	19.3	0.6	24.1
	100M	3.9	56.6	4.9	65.4
Traffic	10M	1.9	37.9	0.8	40.6
	100M	1.8	56.7	6	65.5

40'

-	RMII MOD	E	<u>ک</u>						
	Condition		3.3V(Pull up)	AVDD33	DVDD33	3.3V	1000		
	l'			1º		total(mA)	2.		
	Reset		0	5.2	0	5.20			
	Power down		0	5.4	0.1	5.5			
	Hiber	nation	0	6	0	6			
.(	Act	ive	0 0	44.3	0	44.3			
×O	Link	10M	40	19.4	0.1	23.6			
NOTO		100M	3.9	56.6	0.2	60.7			
6.	Traffic	10M	2.2	37.2	0.3	39.7			
		100M	2.1	56.8	1.1	60.9			

Unit is mA

Note: The power consumption is measured under room temperature with typical process DUT.

MAXIMUM POWER CONSUMPTION MII MODE	
------------------------------------	--

Condition		3.3V(Pull up)	AVDD33	DVDD33	3.3V
					total(mA)
Traffic	100M	2.3	68.1	8	78.4

Note: The Maximum power consumption is measured under high temperature(TA=85°C) with FF corner process (fast nmos and fast pmos)DUT.

crown for Midea control Midea ormm for Midea

# Motorcomm YT8512C YT8512H Datasheet 8 PACKAGE INFORM



# **ROHS-COMPLIANT PACKAGING**


Motor-comm offers a RoHS package that is compliant with RoHS

Part Number	Status	Package	Op temp (°C)	Note
YT8512C	Active	QFN 32 5x5mm	0 to 70	
YT8512H	Active	QFN 32 5x5mm	-40 to 85	

# THERMAL RESISTANCE

	Symbol	Parameter	Conditon	Тур	Units	
	$\theta_{JA}$	Thermal resistance - junction to ambient $\theta_{JA} = (T_J - T_A)/P$	JEDEC 3 in. x 4.5 in. 4-layer PCB with no air flow T _A =25°C	37.8	°C/W	
		P = Total power dissipation	JEDEC 3 in. x 4.5 in. 4-layer PCB with no air flow $T_A=125$ °C	33.3	°C/W	Midea
	θ _{JC}	Thermal resistance - junction to case $\theta_{JC} = (T_J - T_C) / Ptop$	JEDEC with no air flow	35	°C/W	L. M.
Motor		Ptop = Power dissipation from the top of the package	1. 10	orco		
	θ _{/B}	Thermal resistance - junction to board $\theta_{IB} = (T_J - T_B)/Pbottom$ Pbottom = Power dissipation from the bottom of the package to the PCB surface.	JEDEC with no air flow	16.3	°C/W	





BOTTOM VIEW



Motorcomm YT8	512C YT8512H	Datasheet
---------------	--------------	-----------



	TOTAL THICKNESS		d'	, ⁽ )			
N   N	otorcomm YT851	2C YT851	L2H Data	sheet		×0 ⁵	裕太微电子 MotorComm
N		C)	SYMBOL	MIN	NOM	MAX	
	TOTAL THICKNESS		A	0.7	0.75	0.8	
	STAND OFF		A1	0	0.02	0.05	
	MOLD THICKNESS		A2		0.55		
	L/F THICKNESS		A3		0.203 REF		
	LEAD WIDTH		b	0.2	0.25	0.3	
	BODY SIZE	×	D		5 BSC		
		Y	E		5 BSC		
	LEAD PITCH		e		0.5 BSC		
	EP SIZE	×	D2	3.3	3.4	3.5	
		Y	E2	3.3	3.4	3.5	
	LEAD LENGTH		L	0.3	0.4	0.5	
	LEAD TIP TO EXPOSED		к		0.4 REF		
	PACKAGE EDGE TOLER	ANCE	000		0.1		
	MOLD FLATNESS		ccc		0.1		
	COPLANARITY		eee		0.08		
	LEAD OFFSET		bbb		0.1		
	EXPOSED PAD OFFSET		fff		0.1		
		<u>~</u>					<u></u>
	. 20	)			. 20		. 20-
	, NIO			1	NIV.		
	P.			1	2		P.
	1 A			10			
	X			XV			×
	<i>A</i>		<	$\sim$			No.
	AN.		$\sim$				A.
~	2		~O/ .				-01
رG	<i></i>		<u>ر</u> ۲				3C
×O`		×	0			×	2
NO~		0	6			NO2	
N		er.				N	
	omm for Mide		orcom			7	proomm for Midea

comm for Midea cmm for Midea crown for Midea 77 Motorcomm YT8512C YT8512H Datasheet



Part Number	Grade	Package	Packaging	Status	Operation temp(°C)	
YT8512C	Consumer	QFN 32	3000ea ;Tape & Reel,	Mass	0 to 70 °C	
		5x5mm	4900ea ;Tray	Production		
<b>ҮТ8512Н</b>	Industrial	QFN 32	3000ea ;Tape & Reel,	Mass	-40 to 85 °C	
		5x5mm	4900ea ;Tray	Production		

Motorcomm for Midea Motorcomm for Mide2 Motorcomm for Mide2

