

Product Specification

November 1987

Z36C91 CMOS ROMIess Z8[®] Microcomputer

FEATURES

- Complete microcomputer, 24 I/O lines, and up to 64K bytes of addressable external space each for program and data memory.
- 256-byte register file, including 236 general-purpose registers, 3 I/O port registers, and 16 status and control registers.
- □ Vectored, priority interrupts for I/O, counter/timers, and UART.
- On-chip oscillator that accepts crystal or external clock drive.

umaters to a materacaturbater.

- Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.
- □ Register Pointer so that short, fast instructions can access any one of the sixteen working-register groups.
- □ Single + 5V power supply—all I/O pins TTL compatible.
- □ 12 and 16 MHz
- CMOS process
- Standby modes—Halt and Stop

GENERAL DESCRIPTION

The Z86C91 is a CMOS ROMless version of the Z8 single-chip microcomputer. It offers all the outstanding features of the Z8 family architecture except an on-chip program ROM. Use of external memory rather than a

preprogrammed ROM enables this Z8 microcomputer to be used in low volume applications or where code flexibility is required.




Figure 1. Pin Functions

+ 5 V 40 D P36 C 39 🔲 P3, XTAL2 2 XTAL1 Г 38 P27 3 P37 37 **N** P2 P3n 36] P25 5 RESET 6 35] P2₄ R/W **r** 34 **P**2. 7 Ē **P**22 DS 33 8 Γ ĀŜ 32 P21 9 P35 Z86C91 31 D P20 10 MCU GND 11 30 □ P3₃ 29 P32 12 **□** P34 P00 13 28 D P17 P01 27 P16 14 D P1₅ P02 Г 15 26 P03 Г 25 P1₄ 16 P13 E 24 P0₄ 17 23 D P12 P05 18 22 D P1, P06 C 19 P07 20 21 P10

Figure 2a. 40-pin Dual-In-Line Package (DIP), Pin Assignments The Z86C91 can provide up to 16 output address lines, thus permitting an address space of up to 64K bytes of data or program memory. Eight address outputs (AD₀-AD₇) are provided by a multiplexed, 8-bit, Address/Data bus. The remaining 8 bits can be provided by the software configuration of Port 0 to output address bits A_8-A_{15} .

Available address space can be doubled (up to 128K bytes) by programming bit 4 of Port 3 (P3₄) to act as a data memory select output (\overline{DM}). The two states of \overline{DM} together with the 16 address outputs can define separate data and memory address spaces of up to 64K bytes each.

There are 256 bytes of RAM located on-chip and organized as a register file of 236 general-purpose registers, 16 control and status registers, and three I/O port registers. This register file can be divided into sixteen groups of 16 working registers each. Configuring the register file in this manner allows the use of short format instructions; in addition, any of the individual registers can be accessed directly.

The pin functions and the pin assignments of the Z86C91 package are illustrated in Figures 1 and 2.




Figure 2b. 44-pin Chip Carrier, Pin Assignments




Figure 3. Functional Block Diagram

ARCHITECTURE

Architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z86C91 fulfills this with 24 pins available for input and output. These lines are grouped into three ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address bus for interfacing external memory.

Three basic address spaces are available: program memory, data memory and the register file (internal). The 256-byte

POWER DOWN INSTRUCTIONS

The Z86C91 has two instructions to reduce power consumption during standby operation. HALT turns off the processor and UART while the counter/timers and external interrupts IRQ0, IRQ1, and IRQ2 remain active.

When an interrupt occurs the processor resumes execution

PIN DESCRIPTION

AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of AS.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P0₀-P0₇, P2₀-P2₇, P3₀-P3₇. *I/O Port Lines* (input/outputs, TTL-compatible). These 24 lines are divided into three 8-bit I/O ports that can be configured under program control for I/O or external memory interface (Figure 3).

P10-P17. Address/Data Port (bidirectional). Multiplexed

address $(A_0 - A_7)$ and data $(D_0 - D_7)$ lines used to interface with program and data memory.

random-access register file is composed of 236

general-purpose registers, three I/O port registers, and 16

To unburden the program from coping with real-time

problems such as serial data communication and

counting/timing, an asynchronous receiver/transmitter

(UART) and two counter/timers with a large number of

user-selectable modes are offered on-chip. Hardware

support for the UART is minimized because one of the

on-chip timers supplies the bit rate. Figure 3 shows the block

after servicing the interrupt. STOP turns off the clock to the

entire Z86C91 and reduces the standby current to 10

microamps. The stop mode is terminated by reset, which

causes the processor to restart the application program at

control and status registers.

diagram.

address 12.

RESET. *Reset* (input, active Low). **RESET** initializes the Z86C91. After RESET the MCU is in the extended memory mode. When **RESET** is deactivated, program execution begins from program location 000C_H.

R/W. *Read/Write* (output). R/W is Low when the Z86C91 is writing to external program or data memory.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal to the on-chip clock oscillator and buffer.

ADDRESS SPACES

Program Memory. The Z86C91 addresses 64K bytes of external program memory space (Figure 4).

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Program execution begins at location $000C_H$ after a reset.

Data Memory. The Z86C91 can address 64K bytes of external data memory. External data memory may be included with or separated from the external program memory space. \overline{DM} , an optional I/O function that can be programmed to appear on pin P3₄, is used to distinguish between data and program memory space.

Register File. The 256-byte register file includes three I/O port registers (R0, R2, R3), 236 general-purpose registers

(R4-R239) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 5.

Z86C91 instructions can access registers directly or indirectly with an 8-bit address field. This also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into sixteen working-register groups, each occupying 16 contiguous locations (Figure 5). The Register Pointer addresses the starting location of the active working-register group (Figure 6).

Note: Register Bank E0-EF can only be accessed through working register and indirect addressing modes.

155

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can

reside anywhere in data memory. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 236 general-purpose registers (R4-R239).





Figure 4. Z86C91 Program Memory Map




SERIAL INPUT/OUTPUT

Port 3 lines $P3_0$ and $P3_7$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 93.75K bits/second at 12 MHz.

The Z86C91 automatically adds a start bit and two stop bits to transmitted data (Figure 7). Odd parity is also available as an option. Eight data bits are always transmitted, regardless

of parity selection. If parity is enabled, the eighth data bit is used as the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.



COUNTER/TIMERS

The Z86C91 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request—IRQ4 (T_0) or IRQ5 (T_1)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode)

I/O PORTS

The Z86C91 has 24 lines available for input and output. These lines are grouped into three ports of eight lines each and are configurable as input, output or address. Under software control, the ports can be programmed to provide or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T₁ is user-definable; it can be either the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T₀ output to the input of T₁. Port 3 line P3₆ also serves as a timer output (T_{OUT}) through which T₀, T₁ or the internal clock can be output.

address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 is a dedicated Z-BUS[®] compatible memory interface. The operations of Port 1 are supported by the Address Strobe (\overline{AS}) and Data Strobe (\overline{DS}) lines, and by the Read/Write (R/\overline{W}) and Data Memory (\overline{DM}) control lines. The low-order program and data memory addresses (A_0 - A_7) are output through Port 1 (Figure 8) and are multiplexed with data in/out (D_0 - D_7). Instruction fetch and data memory read/write operations are done through this port.

Port 1 cannot be used as a register nor can a handshake mode be used with this port.

The Z86C91 wakes up with the 8 bits of Port 1 configured as address outputs for external memory. If more than eight address lines are required, additional lines can be obtained by programming Port 0 bits as address bits. The

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory (Figure 9). When used as an I/O port, Port 0 can be placed under handshake control. In this configuration, Port 3 lines $P3_2$ and $P3_5$ are used as the handshake controls DAV₀ and RDY₀. Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.

For external memory references, Port 0 can provide address bits A_8 - A_{11} (lower nibble) or A_8 - A_{15} (lower and upper nibbles) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing.

Port 0 lines are configured as address lines A_8 - A_{15} after a Reset. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 Mode register.


Port 2 bits can be programmed independently as input or output (Figure 10). This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Port 0, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake controls lines \overline{DAV}_2 and RDY_2 . The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.

Port 3 lines can be configured as I/O or control lines (Figure 11). In either case, the direction of the eight lines is fixed as four input ($P3_0$ - $P3_3$) and four output ($P3_4$ - $P3_7$). For serial I/O, lines $P3_0$ and $P3_7$ are programmed as serial in and serial out, respectively.

Port 3 can also provide the following control functions: handshake for Ports 0 and 2 (DAV and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (DM).

least-significant four bits of Port 0 can be configured to supply address bits A_8 - A_{11} for 4K byte addressing or both nibbles of Port 0 can be configured to supply address bits A_8 - A_{15} for 64K byte addressing.



To permit the use of slow memory, an automatic wait mode of two oscillator clock cycles is configured for bus timing after each reset. The initialization routine could include reconfiguration to eliminate this extended timing mode.






Figure 9. Port 0







INTERRUPTS

The Z86C91 allows six different interrupts from eight sources: the four Port 3 lines $P3_0$ - $P3_3$, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All interrupts are vectored through locations in program memory. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all subsequent

CLOCK

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitance ($C_L = 15$ pf maximum) from each pin to ground. The specifications for the crystal are as follows:

interrupts, saves the Program Counter and status flags, and accesses the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. The Z86C91 takes 26 system clock cycles to enter an interrupt subroutine.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

- AT cut, parallel-resonant
- Fundamental type
- Series resistance, $R_s \le 100\Omega$
- 16 MHz maximum

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR Irr X	Indirect register pair or indirect working-register pair address Indirect working-register pair only Indexed address	indica data a notatio locatio
DA	Direct address	IUCali
RA	Relative address	
IM R	Immediate Register or working-register address	refers
r IR	Working-register address only Indirect-register or indirect working-register	Flags flags:
lr RR	address Indirect working-register address only Register pair or working register pair address	C Z S
Symbols.	The following symbols are used in describing the set.	V D
dst src cc @	Destination location or contents Source location or contents Condition code (see list) Indirect address prefix	H Affec 0 1
SP PC FLAGS	Stack pointer (control registers 254-255) Program counter Flag register (control register 252)	* X

- RP Register pointer (control register 253)
- IMR Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol "←". For example,

dst ← dst + src

ates that the source data is added to the destination and the result is stored in the destination location. The ion "addr(n)" is used to refer to bit "n" of a given ion. For example,

dst (7)

s to bit 7 of the destination operand.

s. Control Register R252 contains the following six

С	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
н	Half-carry flag

cted flags are indicated by:

- Cleared to zero
- Set to one
- Set or cleared according to operation
- Unaffected
- Undefined

CONDITION CODES

Value	Mnemonic	Meaning	Flags Set
1000		Always true	
0111	С	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z = 1
1110	NŻ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S X O R V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 0
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	<u></u>




Figure 12. Instruction Formats

INSTRUCTION SUMMARY

INSTRUCTION	SUIVIIVIA																
	Addr Mod		Flags Affected			ecte	d		Addr	Mode	Opcode	FI	ag	s A	ffe	cted	
Instruction and Operation	dst src	– Byte (Hex)	CZSV		v	/ D H		Instruction and Operation	dst	src	Byte (Hex)	c	z	s	۷	DН	
ADC dst,src dst ← dst + src + C	(Note 1)	1□	4	* *	*	* *	0	\$	DEC dst R dst ← dst - 1 IR		00 01		*	* * *			
ADD dst,src dst ← dst + src	(Note 1)	0□	*	* *	*	*	0	*	DECW dst dst ← dst - 1	RR IR		80 81		*	*	*	
AND dst,src dst ← dst AND src	(Note 1)	5□		- 7	*	0			DI IMR (7) ← 0			8F					
CALL dst SP ← SP – 2 @SP ← PC; PC ← dst	DA IRR	D6 D4					·		DJNZ r,dst r ← r – 1 if r ≠ 0	RA		rA = 0 - F					
CCF C ← NOT C		EF	*						PC ← PC + dst Range: + 127, - 128			•.					· .
CLR dst dst ← 0	R	B0 B1						* 	EI IMR (7) ← 1		7	9F					
COM dst	 R	60		- *	*	0		·	HALT			7F					<u> </u>
dst ← NOT dst	IR	61				-			INC dst	r		rE		*	*	*	
CP dst,src dst – src	(Note 1)	A□	*	* *	*	*			dst ← dst + 1	R		r = 0 - F 20 21					
DA dst dst ← DA dst	R IR	40 41	#	* *	*	х			INCW dst dst ← dst + 1	RR IR		A0 A1		*	*	*	

INSTRUCTION SUMMARY (Continued)

Instruction	Addr	Mode	Opcode Byte	F	Flags Affected						
and Operation	dst	src	(Hex)	С	Z	s	V	D	н		
IRET			BF	*	*	*	*	*	*		
FLAGS ← @SP; SP ←											
PC ← @SP; SP ← SP	+ 2;1	MR (7)	·←1								
JP cc,dst	DA		cD		<u> </u>						
if cc is true			c = 0 - F								
PC ← dst	IRR		30								
JR cc,dst	RA		сВ			_		_			
if cc is true,			c = 0 - F								
PC ← PC + dst											
Range: +127, -128											
LD dst,src		Im	rC								
	r	lm R									
dst ← src	r R	r	r8 r9								
		'	r = 0 - F								
	r	X	C7								
•	x	r	D7								
	r	' Ir	E3								
	lr	r	F3								
	B	Ŕ	E4								
	R	IR	E5								
	R	IM	E6			,					
	IR	IM	E7								
	IR	R	F5								
LDC dst,src	r	Irr	C2								
dst ← src	Irr	r	D2			1.					
LDCI dst,src	lr	Irr	C3				<u> </u>				
dst ← src	Irr	lr	D3								
r ← r + 1; rr ← rr +											
1							-				
LDE dst,src	r	irr	82								
dst ← src	Irr	r	92								
LDEI dst,src	lr Ing	lrr Ir	83								
dst ← src	Irr	ir	93								
r←r + 1; rr ← rr + 1											
NOP			FF	—							
OR dst,src	(Not	te 1)	4		*		0		<u>.</u>		
dst ← dst OR src	(,,,,)				**	•	J				
					· · ·						
POP dst	R		50								
dst ← @SP;	IR		51								
SP.← SP + 1											
PUSH src		R	70					—			
SP ← SP - 1; @SP ←	-src	IR	71								
RCF			CF '	0							
C←0			05	0							
RET	_		AF								
$PC \leftarrow @SP; SP \leftarrow SP$	+ 2										
RL dst	R		90	*	*	*	*				
	IR		91	•		÷**	**		÷		

Instruction	Addr Mo	•	Flags Affected
and Operation	dst s	Byte rc (Hex)	CZSVDH
RLC dst []≁ <mark>R</mark> IR	10 11	* * * *
RR dst	P R IR	E0 E1	* * * *
RRC dst	ר קר וא	C0 C1	* * * *
SBC dst,src dst ← dst ← src ← C	(Note 1) 3□	* * * * 1 *
SCF C ← 1		DF	1
SRA dst	ר ר וR	D0 D1	* * * 0
SRP src RP ← src	Ir	m 31	
STOP	· · · · · · · · · · · · · · · · · · ·	6F	······································
SUB dst,src dst ← dst ← src	(Note 1) 2🗆	* * * * 1 *
SWAP dst	R IR	F0 F1	× * * × — —
TCM dst,src (NOT dst) AND src	(Note 1) 6 .	— * * 0 — —
TM dst,src dst AND src	(Note 1) 7□	* * 0,
XOR dst,src dst ← dst XOR src	(Note 1) B🗆	— * * 0 — —

NOTE: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a □ in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addr	Mode	Lower
dst	src	Opcode Nibble
r ,	r	2
ŗ	lr	3
R	R	4
R	, IR	5
R	IM	6
IR	IM	7

REGISTERS

R240 SIO Serial I/O Register (F0_H: Read/Write)

D7 D6 D5 D4 D3 D2 D1 D0


SERIAL DATA (D0 = LSB)


R244 TO Counter/Timer 0 Register


(F4_H: Read/Write)

D7 D6 D5 D4 D3 D2 D1 D0

 T_0 INITIAL VALUE (WHEN WRITTEN) — (RANGE: 1 · 256 DECIMAL 01 00 HEX) T_0 CURRENT VALUE (WHEN READ)










OPCODE MAP

								Lower Nit	oble (Hex)	•						
	0	1	2	3	4	5	6	7	8	9 .	Α	в	С	D	Е	F
0	6.5 DEC R ₁	6.5 DEC IR ₁	6.5 ADD r _{1.} r ₂	6.5 ADD r ₁ .lr ₂	10.5 ADD R ₂ .R ₁	10.5 ADD IR ₂ .R ₁	10.5 ADD R ₁ .IM	10.5 ADD IR ₁ .IM	6.5 LD r ₁ .R ₂	6.5 LD r ₂ .R ₁	12/10.5 DJNZ r ₁ .RA	12/10.0 JR cc.RA	6.5 LD r ₁ .IM	12/10.0 JP cc.DA	6.5 INC r1	
1	6.5 RLC R ₁	6.5 RLC IR ₁	6.5 ADC r _{1.} r ₂	6.5 ADC r ₁ .lr ₂	10,5 ADC R ₂ ,R ₁	10,5 ADC IR ₂ ,R ₁	10,5 ADC R ₁ ,IM	10,5 ADC IR1,IM								
2	6.5 INC R ₁	6,5 INC IR ₁	6,5 SUB r ₁ .r ₂	6,5 SUB r ₁ ,lr ₂	10,5 SUB R ₂ ,R ₁	10,5 SUB IR ₂ ,R ₁	10,5 SUB R ₁ ,IM	10,5 SUB IR ₁ ,IM								
3	8.0 JP IRR ₁	6,1 SRP IM	6,5 SBC r ₁ ,r ₂	6,5 SBC r ₁ ,lr ₂	10,5 SBC R ₂ .R ₁	10,5 SBC IR ₂ ,R ₁	10,5 SBC R ₁ .IM	10,5 SBC IR ₁ ,IM								
4	8.5 DA R ₁	8,5 DA IR ₁	6,5 OR r _{1,} r ₂	6,5 OR r ₁ ,lr ₂	10,5 OR R ₂ ,R ₁	10,5 OR IR ₂ ,R ₁	10,5 OR R ₁ .IM	10,5 OR IR ₁ ,IM	,							
5	10,5 POP R ₁	10,5 POP IR ₁	6,5 AND r ₁ ,r ₂	6,5 AND r ₁ ,lr ₂	10,5 AND R ₂ ,R ₁	10,5 AND IR ₂ ,R ₁	10,5 AND R ₁ ,IM	10,5 AND IR ₁ ,IM								:
6	6,5 COM R ₁	6,5 COM IR ₁	6,5 TCM r ₁ ,r ₂	6,5 TCM r ₁ ,lr ₂	· 10,5 TCM R ₂ ,R ₁	10,5 . TCM IR ₂ ,R ₁	10,5 TCM R ₁ ,IM	10,5 TCM IR ₁ ,IM								6,0 STO
7	10/12,1 PUSH R ₂	12/14,1 PUSH IR ₂	6,5 TM r ₁ ,r ₂	6,5 TM r ₁ ,lr ₂	10,5 TM R ₂ ,R ₁	10,5 TM IR ₂ ,R ₁	10,5 TM R ₁ ,IM	10,5 TM IR ₁ ,IM								7,0 HAL
8	10,5 DECW RR ₁	10,5 DECW IR ₁	12,0 LDE r ₁ ,Irr ₂	18,0 LDEI Ir ₁ ,Irr ₂												6.1 DI
9	6,5 RL R ₁	6,5 RL IR ₁	12,0 LDE r ₂ ,Irr ₁	18,0 LDEI Ir ₂ ,Irr ₁						· . ·						6.1 El
A	10,5 INCW RR ₁	10,5 INCW IR1	6,5 CP r ₁ ,r ₂	6,5 CP r ₁ .lr ₂	10,5 CP R ₂ ,R ₁	10,5 CP IR ₂ ,R ₁	10.5 CP R ₁ .IM	10,5 CP IR ₁ ,IM								14.0 RE1
в	6,5 CLR R ₁	6,5 CLR IR ₁	6,5 XOR r1,r2	6,5 XOR r ₁ ,lr ₂	10,5 XOR R ₂ ,R ₁	10,5 XOR IR ₂ ,R ₁	10.5 XOR R ₁ .IM	10,5 XOR IR ₁ ,IM							-	16.0 IRE
с	6,5 RRC R ₁	6,5 RRC IR ₁	12,0 LDC r ₁ ,lrr ₂	18,0 LDCI Ir ₁ ,Irr ₂			-	10,5 LD r ₁ .x.R ₂								6.5 RCI
D	6,5 SRA R ₁	6,5 SRA IR ₁	12,0 LDC r ₂ .lrr ₁	18,0 LDCI ir ₂ ,irr ₁	20,0 CALL* IRR ₁		20.0 CALL DA	10,5 LD r ₂ ,x,R ₁								6.5 SCI
E	6,5 RR R ₁	6,5 RR IR ₁		6,5 LD r ₁ ,IR ₂	10,5 LD R ₂ ,R ₁	10,5 LD IR ₂ ,R ₁	10,5 LD R ₁ .IM	10,5 LD IR ₁ ,IM								6.5 CCI
F	8,5 SWAP R ₁	8,5 SWAP IR ₁		6,5 LD Ir ₁ ,r ₂		10,5 LD R ₂ ,IR ₁			V			V	V		V	6.0 NOI
	<u> </u>				-				\subseteq		~			\sim		~
		. :	2				3		1.1		2			3		1
				LO			E	Bytes per	Instructio	n						



Legend: R = 8-bit address r = 4-bit address $R_1 \text{ or } r_1 = \text{Dst} \text{ address}$ $R_2 \text{ or } r_2 = \text{Src} \text{ address}$

Sequence: Opcode, First Operand, Second Operand

NOTE: The blank areas are not defined.

*2-byte instruction; fetch cycle appears as a 3-byte instruction

ABSOLUTE MAXIMUM RATINGS

Voltages on all pins except RESET

with respect to GND	0.3V to +7.0V
Operating Ambient	1
Temperature	.See Ordering Information
Storage Temperature	−65°C to +150°C

STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are as follows:

- $+4.5V \le V_{CC} \le +5.5V$
- GND = 0V
- $0^{\circ}C \leq T_A \leq +70^{\circ}C$ for S (Standard temperature)
- $-40 \degree C \le T_A \le +100 \degree C$ for E (Extended temperature)

DC CHARACTERISTICS

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





Figure 14. Test Load 1

Symbol	Parameter	Min	Тур	Max	Unit	Condition
VCH	Clock Input High Voltage	3.8		Vcc	V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	-0.3		0.8	V	Driven by External Clock Generator
VIH	Input High Voltage	2.0		V _{CC}	V	
VIL	Input Low Voltage	-0.3		0.8	V	
V _{RH}	Reset Input High Voltage	3.8		V _{CC}	V	•
V _{RL}	Reset Input Low Voltage	-0.3		0.8	V	
VOH	Output High Voltage	2.4			V	$I_{OH} = -250 \mu A$
VOH	Output High Voltage	VCC -100mV	,		V	I _{CC} = -100μA
Vol	Output Low Voltage			0.4	V	$I_{OL} = +2.0 \text{ mA}$
hL (Input Leakage	- 10		10	μA	$V_{IN} = 0V, 5.25V$
IOL	Output Leakage	- 10		10	μA	$V_{IN} = 0V, 5.25V$
I _{IR}	Reset Input Current			- 50	μA	$V_{CC} = +5.25V, V_{RL} = 0V$
lcc	Supply Current			30	mA	All outputs and I/O pins floating
ICC1	Standby Current		5		mA	Halt Mode
ICC2	Standby Current			10	μA	Stop Mode





AC CHARACTERISTICS

External I/O or Memory Read and Write Timing

Numb	er Symbol	Parameter	12 Min	MHz Max	1G Min	MHz Max	Notes
1	TdA(AS)	Address Valid to AS 1Delay	35		20		2,3
2	TdAS(A)	AS ↑ to Address Float Delay	45		30		2,3
3	TdAS(DR)	AS ↑ to Read Data Required Valid		220		180	1,2,3
4	TwAS	AS Low Width	55		35		2,3
5	TdAz(DS)	Address Float to DS ↓	Q		0	-	
6	TwDSR	DS (Read) Low Width	185		135		1,2,3
7	TwDSW	DS (Write) Low Width	110		80		1,2,3
8	TdDSR(DR).	DS \downarrow to Read Data Required Valid		130		75	1,2,3
9	ThDR(DS)	Read Data to DS ↑ Hold Time	0	÷	0		2,3
10	TdDS(A)	DS↑ to Address Active Delay	45	÷	35		2,3
11	TdDS(AS)	 DS ↑ to AS ↓Delay	55		25		2,3
12	TdR/W(AS)	R/W Valid to AS ↑ Delay	30		20	r.	2,3
13	TdDS(R/W)	 DS ↑ to R/W Not Valid	35		25		2,3
14	TdDW(DSW)	Write Data Valid to DS (Write) ↓ Delay	35		25		2,3
15	TdDS(DW)	DS \uparrow to Write Data Not Valid Delay	35		25		2,3
16	TdA(DR)	Address Valid to Read Data Required Valid		255		200	1,2,3
17	TdAS(DS)	AS ↑ to DS ↓ Delay	55		40		2,3

NOTES:

1. When using extended memory timing add 2 TpC.

2. Timing numbers given are for minimum TpC.

3. See clock cycle time dependent characteristics table.

4. 16 MHz timing is preliminary and subject to change.

* All units in nanoseconds (ns).

† Test Load 1

° All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".




Figure 16. Additional Timing

AC CHARACTERISTICS

Additional Timing Table

Numbe	er Symbol	Parameter	8 A Min	/Hz Max	12 Min	MHz Max	16 Min	MHz Max	Notes
1	ТрС	Input Clock Period	125	1000	83	1000	62.5	1000	1
2	TrC,TfC	Clock Input Rise and Fall Times		25	· · ·	15		⁻ 10	1
3	TwC	Input Clock Width	37		70		21		1
4	TwTinL	Timer Input Low Width	100		70		50		2
5	TwTinH	Timer Input High Width	ЗТрС		ЗТрС	1	ЗТрС		2
6 .	TpTin	Timer Input Period	8TpC		8TpC		8TpC	-	2
7	TrTin,TfTin	Timer Input Rise and Fall Times		100		100		100	2
8A	TwiL	Interrupt Request Input Low Time	100		70		50		2,4
8B	TwiL	Interrupt Request Input Low Time	ЗТрС		3TpC		ЗТрС		2,5
9	TwlH	Interrupt Request Input High Time	3TpC		3TpC		3TpC		2,3

NOTES:

Clock timing references use 3.8V for a logic "1" and 0.8V for a logic "0".
Timing references use 2.0V for a logic "1" and 0.8V for a logic "0".

3. Interrupt request via Port 3.

Interrupt request via Port 3 (P31-P33)
Interrupt request via Port 3 (P30)
16 MHz timing is preliminary and subject to change.
Units in nanoseconds (ns).




Figure 17a. Input Handshake Timing




Figure 17b. Output Handshake Timing

AC CHARACTERISTICS

Handshake Timing

Number Symbol		Parameter		8, 12, Min	16 MHz _{Max}		Notes
1	TsDI(DAV)	Data In Setup Time		0		r T	
2	ThDI(DAV)	Data In Hold Time	· · ·	145			
3	TwDAV	Data Available Width	и.	110			
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay			115		1,2
5	TdDAVOf(RDY)	DAV \downarrow Output to RDY \downarrow Delay		0		· · · ·	1,3
6	TdDAVIr(RDY)	DAV 1 Input to RDY 1 Delay			115		1,2
7	TdDAVOr(RDY)	DAV 1 Output to RDY 1 Delay		0			1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay		Трс			1
9	TdRDY(DAV)	Rdy ↓ Input to DAV ↑ Delay		, O	130		1

NOTES:

1. Test load 1

2. Input handshake

Output handshake
16 MHz timing is preliminary and subject to change.

† All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".
* Units in nanoseconds (ns).