

February 2005

Features

- Pin compatible with EL6839
- Dual output for CD/DVD laser
- LVDS control signal, internal 100 ohms
- Rise time 1.0 ns, Fall time 1.1 ns typical
- Low noise read channel with gain of 100x to 150 mA
- Channel 2 gain of 250x to 550 mA
- Channel 3 gain of 150x to 500 mA
- Channel 4 gain of 100x to 450 mA
- Combined total output current 700 mA
- On-chip oscillator with frequency and amplitude control by external resistors
- Oscillator frequency to 575 MHz, amplitude to 100 mA pk to pk
- Power Up/Down control
- > 2 kV ESD Single 5 V supply ($\pm 10\%$)

Ordering Information


 ZL40539LCG Trays/Bake/Dry Pack
 ZL40539LCF Tape/Reel Bake/Dry Pack

0°C to +70°C

- 32-pin QFN package

Applications

- DVD \pm RW/RAM
- DVD \pm R
- CD-RW
- CD-R
- Write optical drives
- Laser Diode current switch
- Supports double density DVD


Figure 1 - ZL40539 Block Diagram




Figure 2 - Pinout for 5 x 6 mm 32 pin QFN (top view)

Description

The ZL40539 is a high performance laser diode driver capable of driving two separate cathode grounded laser diodes (e.g., 650 nm and 780 nm laser diodes).

The ZL40539 contains a 150 mA low noise read channel (ChR), and three >450 mA write channels (Ch2, Ch3 and Ch4). Each channel amplifies the positive current supplied at its reference input (INR, IN2, IN3, IN4) by a fixed factor of 100, 250, 150 and 100 respectively.

The device is enabled with a High level applied to the Enable Pin. The read channel is activated by applying a 'Low' signal to the ENRB pin. Each fast write channel can be enabled by applying a positive voltage difference between the enable pins (EN2P, EN2N), (EN3P, EN3N) and (EN4P, EN4N). The output currents of the four channels are summed together and output as a composite signal at either OUTA (if SELA select is 'High') or OUTB (if SELA select is 'Low'). This provides the ability to drive two different laser diodes with just one ZL40539.

Voltage control of the channel reference inputs (INR, IN2, IN3 and IN4) can be achieved by using an external resistor in series with the reference channel input to convert a given reference potential to an input current.

An on-chip RF oscillator is provided for the reduction of laser mode hopping noise. The oscillator is enabled if OSCEN = 'High', and its output signal is added to the appropriate current output (OUTA, if SELA select is 'High', or OUTB, if SELA select is 'Low'). The oscillator amplitude is set by external resistors from RSA or RSB to GND. Its frequency is set by an external resistor RFA or RFB to GND. RFA and RSA are selected when SELA = 'High' and RFB and RSB when SELA = 'Low'

Application Notes

Read and Write Channel Operation

The device is activated by applying a 'High' signal to the Enable pin. In this mode, the read channel can be enabled with a low signal on ENRB. The fast write channels can be enabled by applying a 'High' signal to the respective pair of write enable pins (EN2P, EN2N), (EN3P, EN3N), or (EN4P, EN4N). The output currents of the four channels are summed together and output as a composite signal at either OUTA (if SELA select is 'High') or OUTB (if SELA select is 'Low'). This provides the ability to drive two different laser diodes with just one ZL40539.

Voltage control of the channel reference inputs (INR, IN2, IN3 and IN4) can be achieved quite easily using an external resistor R_{ref} in series with the reference channel input to convert a given reference potential V_{ref} to an input current, I_{in} :

$$I_{in} = \frac{V_{ref}}{R_{ref} + R_{in}}$$

where R_{in} is the input impedance of the respective reference channel.

On-chip RF Oscillator

An on-chip RF oscillator is enabled if OSCEN = 'High', and its output signal is added to the appropriate current output (OUTA, if SELA select is 'High', or OUTB, if SELA select is 'Low'). The oscillator amplitude is set by an external resistor from RSA or RSB to GND. Its frequency is set by an external resistor RFA or RFB to GND. RSA and RFA are selected when SELA is 'High'

The oscillator signal is summed with the programmed Write and Read levels before amplification to the output. The oscillator signal has zero DC level and $+I_{pk}$ to $-I_{pk}$ signal swing. Consequently, if the programmed DC level from the Write and Read Channels is less than the PK level programmed for the Oscillator, the combined signal will be clipped on the negative cycle of the signal. This will increase the harmonic content of the output signal and reduce the pk to pk amplitude output.

Thermal Considerations

Package thermal resistance is 40°C/W under the EIA/JESD51-3 compliant PCB test board condition.

Users should ensure that the junction temperature does not exceed 150°C. Thermal resistance from junction to case and to ambient is very much dependent on how the IC is mounted onto the board, on the PCB layout and on any heat extraction arrangements.

Power consumption and system ambient operating temperature limits should be noted and careful thermal gradient calculations undertaken to ensure that the junction temperature never exceeds 150°C.

Electrical and Optical Pulse Response




Figure 3 - Pulse Response Model

Figure 3 illustrates a simplified model of the ZL40539 output and the application. The ZL40539 consists of an ideal switched current source and an equivalent model of the ZL40539 output stage. The Electrical Model for the Laser Diode is a Voltage source V_d (V_{on}) in series with the On Resistance R_d all in parallel with the Junction Capacitance C_d . This simplified model approximately represents the Laser Diode Electrical load when operated beyond the Laser Threshold. To a first approximation, the Optical output is proportional to the current flow in the Resistor R_d .

The Laser Diode and the ZL40539 are connected together by interconnect tracks with the return current passing through the supply decoupling bypass capacitor between ground and output V_{cc} .

The ZL40539 will typically switch the programmed output current in 400 ps and can be approximated to an ideal switch with a propagation delay of l_{out_on} (1.2 nS). The electrical pulse response parameters, T_{rise} , T_{fall} , Overshoot and Undershoot are determined by the combined electrical network as illustrated in Figure 3.

For example, the Rise Time and Fall time for large current steps can be slew rate limited by the combined interconnect and fixed interconnect inductance. The Fixed Inductance represents that associated with packaging and minimum interconnect distance. The Interconnect Inductance is that associated with the additional tracking between Laser Diode and the ZL40539 to accommodate application physical limitations. For example:-

if a pulse of 360 mA amplitude (40 mA to 400 mA) is to be switched in a time of 1 nS with the $V_d = 1.6$ V, then:-

the maximum volt drop across the interconnect inductance is approximately 3.5 V (maximum V_{pin} for 500 mA output) – 1.6 V (V_{diode}) = 1.9 V.

Consequently, $L \cdot di/dt < 1.9$ V.

Hence, $L < 1.9 / (0.36\text{A}/1\text{nS}) = 5.3$ nH.

Small current step size Rise and Fall time will be determined by the Bandwidth of the combined network. This is dominated by the Interconnect Inductance and the output Capacitance. Similarly, the overshoot and undershoot will be determined by the Q of the network. This is a function of the Source Impedance from the ZL40539, the Interconnect inductance and the Load impedance of the Laser Diode. Figure 3 includes example simplified estimates of the Q and BW of the combined Laser Diode, ZL40539 and interconnect network for two different interconnect inductance values (5 nH & 7 nH) and two different Diode On resistance (3 Ohm & 7 Ohm). This simple analysis illustrates the change in BW and Q of the network depending on these parameters. This in turn effects the Rise Time and Fall time and the Overshoot and Undershoot performance achieved in the application.

Specified Electrical Performance with 15 mm Interconnect and Zarlink ZLE40539 Evaluation Board

The specified transient pulse performance in the table are results based on the electrical measurements and simulations across full process corners using the Zarlink Evaluation Board using a 3.9 Ohm resistive load to ground.

The track interconnect between ZL40539 and the 3.9 Ohm Resistor is 15 mm long and uses a 2 mm wide track on single sided FR4 board. The return path is via two 2 mm wide tracks spaced 0.25 mm either side of the track between output and the 3.9 ohm resistor. The combined forward and return path forms a co planar transmission line with a characteristic impedance of approximately 120 ohms.

The tight coupled return paths carrying the return current reduce the effective series inductance (L_{eff}) which can be approximated to:-

$$L_{eff} = 2 * L_{int} * (1 - K) + 2 * L_{fix} * (1 - K).$$

The ZLE40539 board has two positions for the Laser Diode at two different distances. (15 and 30 mm).

The measured value of L_{eff} is 7 nH.

The estimated value of $L_{eff} = 2 * 8 * (1 - 0.5) = 8$ nH.

The actual pulse response achieved in an application is thus dependent on the application.

Application Layout Guide Lines

Minimize Interconnect Inductance by:

1. Using Short Interconnect Distance
2. Use wide interconnect tracks
3. Keep the return path tightly coupled to the forward path

ZL40539E Interconnect




Figure 4 - ZLE40539 Application Board Electrical Interconnect

Application Diagram




Figure 5 - Application Schematic Diagram

Evaluation Boards From Zarlink Semiconductor

Zarlink Semiconductor provide an LDD evaluation board. This is primarily for those interested in performing their own assessment of the operation of the LDD. Figure 5 shows a recommended application configuration. The inputs are connected via side launch SMA connectors.

Please order as ZLE40539.

Pin List

Pin	Pin Name	Type	Function
1	VCC_IN	Supply	Input Vcc
2	GND	Supply	Ground
3	INR	Analog	Current input, $R_{in} = 500 \Omega$ to GND
4	IN2	Analog	Current input, $R_{in} = 500 \Omega$ to GND
5	IN3	Analog	Current input, $R_{in} = 500 \Omega$ to GND
6	IN4	Analog	Current input, $R_{in} = 500 \Omega$ to GND
7	RFA	Analog	Resistor to GND sets oscillator frequency when SELA='High'
8	RFB	Analog	Resistor to GND sets oscillator frequency when SELA='Low'
9	GND	Supply	Ground
10	ENRB	Digital, CMOS	Enable Read Bar for Read Channel
11	EN2P	Digital, LVDS	Positive channel 2 enable input (EN2P>EN2N channel 2 enabled)
12	EN2N	Digital, LVDS	Negative channel 2 enable input
13	EN3P	Digital, LVDS	Positive channel 3 enable input (EN3P>EN3N channel 3 enabled)
14	EN3N	Digital, LVDS	Negative channel 3 enable input
15	EN4P	Digital, LVDS	Positive channel 4 enable input (EN4P>EN4N channel 4 enabled)
16	EN4N	Digital, LVDS	Negative channel 4 enable input
17	OSCEN	Digital, CMOS	Oscillator enable control input (OSCEN = Hi the oscillator is ON)
18	GND	Supply	Ground
19	SELA	Digital, CMOS	'Output select' input; 'High' selects OUTA, 'Low' selects OUTB
20	ENABLE	Digital, CMOS	Chip enable input, Enable = high the chip is active
21	RSA	Analog	External resistor to GND sets oscillator amplitude when SELA = 'High'
22	RSB	Analog	External resistor to GND sets oscillator amplitude when SELA = 'Low'
23	GND	Supply	Ground
24	OUTB	Analog	Output current source B (sum of all channels)
25	OUTB	Analog	Output current source B (sum of all channels)
26	VCC_B	Supply	Output B Vcc
27	VCC_B	Supply	Output B Vcc
28	GND	Supply	Ground
29	GND	Supply	Ground
30	OUTA	Analog	Output current source A
31	OUTA	Analog	Output current source A
32	VCC_A	Supply	Output A Vcc

Absolute Maximum Ratings

Characteristic	Value			Units	Comments
	Min.	Typ.	Max.		
Supply voltage (VCC, VCC_IN)	-0.5		6.0	V	
Input voltage (INR, IN2, IN3, IN4)	-0.5		VCC_IN + 0.5	V	
Input voltage (ENABLE, EN2P, EN2N, EN3P, EN3N, EN4P, EN4N, OSCEN, SELA)	-0.5		VCC_IN + 0.5	V	
Output voltage (OUTA, OUTB)	-0.5		VCC	V	
Output current (OUTA, OUTB)			700	mA pk	
Junction temperature			150	°C	

CAUTION: Stresses outside these ranges may cause permanent damage to the device.

Operating Range

Characteristic	Value			Units	Comments
	Min.	Typ.	Max.		
Supply voltage (VCC, VCC_IN)	4.5		5.5	V	
INR input voltage range	0		1.0	V	
IN2 input voltage range	0		1.0	V	
IN3 input voltage range	0		1.7	V	
IN4 input voltage range	0		2.3	V	
INR input current range	0		2.0	mA	
IN2 input current range	0		2.8	mA	
IN3 input current range	0		4.7	mA	
IN4 input current range	0		6.3	mA	
Output voltage (OUTA, OUTB)	-0.3		VCCA, B-0.9	V	
Oscillator frequency range	100		600	MHz	
Oscillator amplitude range	40		100	mA	
RFA and RFB	1			kΩ	External resistors to GND
RSA and RSB	1			kΩ	External resistors to GND

Characteristic	Value			Units	Comments
	Min.	Typ.	Max.		
Operating ambient temperature range	0		70	°C	
Operating temperature range, junction	0		150	°C	

Package Thermal Resistance

Package Type	Junction to		Units	Comments
	Case R_{thJC}	ambient R_{thJA}		
32 pin QFN		40	K/W	Exposed paddle soldered to multi-layer PCB

Electrical Characteristics - Supply Current and Digital Inputs - $V_{cc} = 5\text{ V}$, $T_{amb} = 25^\circ\text{C}$, $INR = IN4 = 400\mu\text{A}$, $IN2 = 160\mu\text{A}$, $IN3 = 267\mu\text{A}$, Enable = High, ChR, Ch2, Ch3, Ch4 disabled, OSCEN = Low, unless otherwise specified.

Characteristic	Value			Unit	Comments	Type
	Min.	Typ.	Max.			
Supply Current (into VCC-pin)						
Supply current, power down, I_{ccPD}		80	220	μA	ENABLE = Low	A
Supply current, read mode, oscillator disabled, I_{ccR0}		69	84	mA	INR = 400 μA , ChR enabled	A
Supply current, read mode, oscillator enabled, I_{ccR1}		70	85	mA	OSCEN = High, ChR enabled RF = 6.8 kOhm, RS = 8.2 kOhm,	
Supply current, write mode, I_{ccW}		150	198	mA	Ch2, Ch3, Ch4 enabled	B
Supply current, input off		20	25	mA	ChR, Ch2, Ch3, Ch4 enabled INR = IN2 = IN3 = IN4 = 0uA	B

Characteristic	Value			Unit	Comments	Type
	Min.	Typ.	Max.			
SELA & OSCEN Digital Inputs						
Logic low voltage			0.8	V	TTL compatible level	A
Logic high voltage	2.0			V	TTL compatible level	A
Threshold level		1.68		V	Temperature stabilised	B
Logic low input current	-50			μA	$V_{in} = 0\text{ V}$	B
Logic high input current			50	μA	$V_{in} = 3.3\text{ V}$	B
ENRB & Enable digital inputs						
Logic low voltage			0.5	V	CMOS compatible level	A
Logic high voltage	2.8			V	CMOS compatible level	A
Logic low input current	-50			μA	$V_{in} = 0\text{ V}$	B
Logic high input current		70	300	μA	$V_{in} = 3.3\text{ V}$	B
Logic high input current		700	800	μA	$V_{in} = 5.0\text{ V}$, 2 k Ω external resistor in series with input	B
LVDS Digital Inputs						
Input voltage range	0		2.4	V		B
Differential input voltage	100		600	mV	V(EN2P-EN2N), V(EN3P-EN3N), V(EN4P-EN4N), All LVDS Compatible	A
Differential Input impedance	87	110	133	V		B
Common mode input impedance		10		k Ω	internal resistor to Vcc	B

Notes:

A = 100% Tested

B = Guaranteed by Characterisation and Design

C = Guaranteed by Simulation

Electrical Characteristics - Outputs A and B - $V_{cc} = 5\text{ V}$, $T_{amb} = 25^{\circ}\text{C}$, Enable = High, ChR, Ch2, Ch3, Ch4 disabled, OSCEN = Low, unless otherwise specified.

Characteristic	Value			Unit	Comments	Type
	Min.	Typ.	Max.			
Read channel output current	150	180		mA	ChR enabled, $V_{out} \leq 3.0\text{ V}$	B
Channel 2 output current	550	650		mA	Ch2 enabled, $V_{out} \leq 3.0\text{ V}$	A
Channel 3 output current	500	600		mA	Ch3 enabled, $V_{out} \leq 3.0\text{ V}$	A
Channel 4 output current	450	570		mA	Ch4 enabled, $V_{out} \leq 3.0\text{ V}$	A
Total output current	700	900		mA	ChR, 2, 3, 4 enabled, $V_{out} \leq 3.0\text{ V}$	B
Read Output current, zero input		1.3	2.5	mA	INR = $0\text{ }\mu\text{A}$, ChR enabled	A
Ch2 Output Current, zero input		1.5	10	mA	IN2 = $0\text{ }\mu\text{A}$, Ch2 enabled	
Ch3 Output Current, zero input		0	2		IN3 = $0\text{ }\mu\text{A}$, Ch3 enabled	
Ch4 Output Current, zero input		0	2		IN4 = $0\text{ }\mu\text{A}$, Ch4 enabled	
Input impedance (INR, IN2, IN3, IN4)	410	500	590	W	R_{in} to GND	B
I_{out} supply sensitivity, any channel	+3.0	+4.2	+6.0	%/V	$I_{out} = 80\text{ mA}$, $R_{diode} = 3.9\Omega$ $V_{diode} = 1.6\text{ V}$	B
I_{out} temperature sensitivity, any channel		300		ppm/ $^{\circ}\text{C}$	$I_{out} = 160\text{ mA}$, I_{in} temp coefficient = $0\text{ ppm}/^{\circ}\text{C}$	C
I_{out} current output noise		3		nA/ $\sqrt{\text{Hz}}$	$I_{out} = 50\text{ mA}$ $I_{nR} = 500\text{ uA}$	B
Current gain, ChR, best fit *	85	100	115	mA/ mA	$I_{out} = 20\text{ mA to }60\text{ mA } \dagger *$ ChR enabled	A
Current gain, Ch2, best fit **	205	250	275	mA/ mA	$I_{out} = 40\text{ mA to }120\text{ mA } \dagger **$ Ch2 enabled	A
Current gain, Ch3, best fit **	120	150	180	mA/ mA	$I_{out} = 40\text{ mA to }120\text{ mA } \dagger **$ Ch3 enabled	A
Current gain, Ch4, best fit **	85	100	115	mA/ mA	$I_{out} = 40\text{ mA to }120\text{ mA } \dagger **$ Ch4 enabled	A
Output current offset, ChR, best fit	-1	+3	8	mA	$I_{out} = 20\text{ mA to }60\text{ mA } \dagger *$ ChR enabled	A

Characteristic	Value			Unit	Comments	Type
	Min.	Typ.	Max.			
Output current offset, Ch2, best fit	-2.5	+5	12	mA	$I_{out} = 40 \text{ mA to } 120 \text{ mA} \uparrow^{**}$ Ch2 enabled	A
Output current offset, Ch3, best fit	-2	+3.2	8	mA	$I_{out} = 40 \text{ mA to } 120 \text{ mA} \uparrow^{**}$ Ch3 enabled	A
Output current offset, Ch4, best fit	-2	+2.5	7	mA	$I_{out} = 40 \text{ mA to } 120 \text{ mA} \uparrow^{**}$ Ch4 enabled	A
Output current linearity (any channel) *	-0.5	+0.8	1.5	%	$I_{out} = 40 \text{ mA to } 120 \text{ mA} \uparrow^{**}$	A

Notes: A = 100% Tested, B = Guaranteed by Characterisation and Design, C= Guaranteed by Design

Electrical Characteristics - Timing - $V_{cc} = 5 \text{ V}$, $T_{amb} = 25^{\circ}\text{C}$, Enable = High, Ch2, Ch3, Ch4 disabled, OSCEN = Low, unless otherwise specified.

Characteristic	Value			Unit	Comments	Type
	Min.	Typ.	Max.			
Current Output OutA & OutB						
Channel rise time, (10% to 90%), t_{r2}		1.1	2.0	ns	40 mA RD + 40 mA WR, Ch2, 3 or 4 pulsed* †	B
Channel fall time, (10% to 90%), t_{f2}		1.2	2.0	ns	40 mA RD + 40 mA WR, Ch2, 3 or 4 pulsed* †	B
Output current overshoot (any write channel)		5		%	40 to 375 mA Ch2 3, 4 pulsed* †	B
Output current undershoot (any write channel)		5		%	40 to 375 mA Ch2 3, 4 pulsed* †	B
Channel to Channel Enable Skew T_r		50		ps		B
Channel to Channel Enable Skew T_f		50		ps		B
I_{out} ON propagation delay, t_{onCh}		2.0		ns	50% En High-Low to 50% I_{out} , any write channel	B
I_{out} OFF propagation delay, t_{offCh}		2.0		ns	50% En Low-High to 50% I_{out} , any write channel	B

Characteristic	Value			Unit	Comments	Type
	Min.	Typ.	Max.			
Read amplifier -3 dB bandwidth	41	55	69	MHz	INR=400 μ A, ChR enabled	C
Ch2 Wr amplifier -3 dB bandwidth	15	21	27	MHz	IN2=400 μ A, Ch2 enabled	
Ch3 Wr amplifier -3 dB bandwidth	22	30	39	MHz	IN3=400 μ A, Ch3 enabled	
Ch4 Wr amplifier -3 dB bandwidth	28	40	52		IN4=400 μ A, Ch4 enabled	
Power_Up & SelA						
Power_Up time, t_{on}		1.5	3.5	μ s	50% PowerUp-High to 50% I_{out}	C
Power_Up time, t_{off}		20	33	ns	50% PowerUp-Low to 50% I_{out}	C
Output A select delay		5	8	ns	50% CD/DVD select Low-High to 50% I_{OUTA}	C
Output A deselect delay		5	8	ns	50% CD/DVD select High-Low to 50% I_{OUTA}	C

Notes:-

A = 100% Tested

B = Guaranteed by Characterisation and Design

C= Guaranteed by Design

* (EN2P, EN2N), (EN3P, EN3N), (EN4P, EN4N) input pulse rise and fall time = 0.4 ns.

‡ Parameter is measured Electrical Pulse Response using 3.9 Ohm load to gnd and Zarlink Application Board. Pulse response performance parameters Trise, Tfall, Overshoot and Undershoot can be limited by interconnect inductance. Optical response is influenced by Laser Diode response. See Application Notes.

Electrical Characteristics - Oscillator - $V_{CC} = 5\text{ V}$, $T_{amb} = 25^{\circ}\text{C}$, $I_{NR} = 400\text{ }\mu\text{A}$, $I_{N2} = I_{N3} = I_{N4} = 160\text{ }\mu\text{A}$, $PWR_UP = \text{High}$, Ch2, Ch3, Ch4 disabled, OSCEN = Low, unless otherwise specified.

Characteristic	Value			Unit	Comments	Type
	Min.	Typ.	Max.			
Oscillator						
Frequency adjust Low			250	MHz	RF = 16 k Ω , OSCEN = High	B
Frequency adjust High	575			MHz	RF = 2 k Ω OSCEN = High	B
Frequency tolerance	335	381	427	MHz	RF = 7.5 k Ω , OSCEN = High	A
Frequency temperature coefficient		-100		ppm/ $^{\circ}\text{C}$	RF = 7.5 k Ω , OSCEN = High	C
Amplitude adjust Low (RS=11 K Ω)		26		mA pk to pk	RS = 11 k Ω , OSCEN = High RF=9 K (350 MHz) InR=1 mA	B
Amplitude adjust High (RS=1 K Ω)		83		mA pk to pk	RS = 1 k Ω , OSCEN = High RF=9 K (330 MHz) INR=1 mA	B
Third Harmonic		-30		dBC	RS = 10 k Ω to 2 k Ω , OSCEN = High RF=9 K (330 MHz) INR=400 μA	C
Second Harmonic		-20		dBC	RS = 10 k Ω to 2 k Ω , OSCEN = High RF=9 K (330 MHz) INR=400 μA	C
Amplitude tolerance	-20	0	20	%	Fosc= 250 MHz to 450 MHz, OSCEN = High, RSA/B 1%	C
Amplitude RS=7.5 K		35		mA pk to pk	f = 400 MHz, RS = 7.5 k Ω , OSCEN = High	C
Amplitude flatness		9		dB	RS = 7.5 k Ω , RF = 9 k Ω to 4 k Ω	B
Amplitude temperature coefficient		800		ppm/ $^{\circ}\text{C}$	RF = 5.6 k Ω , OSCEN = High	C
Oscillator enable time, t_{onOsc}			2	ns	50% OSCEN High-Low to 50% I_{out}	B
Oscillator disable time, t_{offOsc}			3	ns	50% OSCEN Low-High to 50% I_{out}	B

Notes:

A = 100% Tested

B = Guaranteed by Characterisation and Design

C = Guaranteed by Design

* (EN2P, EN2N), (EN3P, EN3N), (EN4P, EN4N) pulse rise and fall time = 0.4 ns.

Characteristic Curves




Figure 6 - Iout vs Iin for Read Channel




Figure 7 - Iout vs Iin Channel 2




Figure 8 - Iout vs Iin Channel 3




Figure 9 - Iout vs Iin Channel 4




Figure 10 - Oscillator Frequency vs RF




Figure 11 - Oscillator Current Amplitude vs RS




Figure 12 - Oscillator Amplitude vs Frequency

V_{cc} = 5 V, Temp = 25C




Figure 13 - Pulse Response for 200 mA Write Current




Figure 14 - Pulse Response for 200 mA Write Current

I/O diagrams




Figure 15 - CMOS/LVTTL Input (Enable, OSCEN)




Figure 16 - Oscillator Resistors (RF, RS)




Figure 17 - Read Current Input (INR)




Figure 18 - Output (OUTA, OUTB)




Figure 19 - Write Current Input (IN2, IN3, IN4)




Figure 20 - LVDS Input (EN2, /EN2), (EN3, /EN3), (EN4, /EN4)

OUTA and OUTB Control

Enable	SELA	ENRB	EN2P- EN2N	EN3P- EN3N	EN4P- EN4N	OUTA	OUTB
0	X	X	X	X	X	OFF	OFF
1	X	1	0	0	0	OFF	OFF
1	1	0	0	0	0	100xINR	OFF
1	1	0	1	0	0	100xINR +250xIN2	OFF
1	1	0	0	1	0	100xINR +150xIN3	OFF
1	1	0	0	0	1	100xINR +100xIN4	OFF
1	1	0	1	1	1	100xINR+250xIN2+150xIN3+100xIN4	OFF
1	0	0	0	0	0	OFF	100xINR
1	0	0	1	0	0	OFF	100xINR +250xIN2
1	0	0	0	1	0	OFF	100xINR +150xIN3
1	0	0	0	0	1	OFF	100xINR +100xIN4
1	0	0	1	1	1	OFF	100xINR+250xIN2+150xIN3+100xIN4

Table 1 - Output Function for Set Logic Inputs

Note: 1 = logic high, 0 = logic low and X = "don't care"

Oscillator Control

Enable	SELA	ENRB	OSCEN	OUTA	OUTB
0	X	X	X	OFF	OFF
1	X	X	0	OFF	OFF
1	1	0	1	Frequency A, Amplitude A	OFF
1	0	0	1	OFF	Frequency B, Amplitude B

Table 2 - Output Function for Set Logic Inputs

Note: 1 = logic high, 0 = logic low and X = "don't care"

Timing Diagrams




Figure 21 - Timing of Read or Write Channels




Figure 22 - Timing of Output with Enable, Read and Write Levels

Example Waveforms

Write Waveform

The Write output waveform may be produced as shown in Figure 23. The Erase level is set by switching off both the Bias level and the Write level. The Write switching waveform is produced by switching off the Erase level and Switching on the Bias level and then modulating that with the Write level. The peak of the Write waveform is the sum of the Bias and the Write levels.




Figure 23 - Write Waveform Example

Note 1: Only the Write signal changes to modulate the output during the Write pulse.

Note 2: Each of the Write Channels can provide typically 570 mA. It is not necessary to add together the output of more than one Write Channel to achieve 570 mA.

Oscillator Waveform

The Oscillator may be enabled independently and is summed with the selected level.






Figure 24 - Example of the Oscillator Waveform Superimposed on the Read Waveform


Note: The amplitude of the Oscillator must be less than the programmed DC output level to avoid clipping and subsequent increase in harmonic distortion.



TOP VIEW



SEATING PLANE



BOTTOM VIEW

SYMBOL	COMMON DIMENSIONS		
	MIN.	NOM.	MAX.
A	0.80	0.90	1.00
A1	0.00	0.02	0.05
b	0.180	0.250	0.300
D	6.00 BSC		
D2	SEE NOTE 7		
E	5.00 BSC		
E2	SEE NOTE 7		
N	32		
Nd	9		
Ne	7		
@	0.50 BSC		
L	0.35	0.550	0.75

Conforms to JEDEC M0-220
VJHD Issue A

- NOTES:
1. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. - 1994.
 2. N IS THE NUMBER OF TERMINALS.
Nd & Ne ARE THE NUMBER OF TERMINALS IN X & Y DIRECTION RESPECTIVELY.
 3. ALL DIMENSIONS ARE IN MILLIMETERS.
 4. LEAD COUNT IS 32
 5. PACKAGE WARPAGE MAX 0.08mm.
 6. NOT TO SCALE.
 7. FOR e-PAD SIZE, PLEASE REFER TO LEADFRAME DRAWING.
 8. AREA OF EXPOSED PAD AROUND 0.2MM PER LENGTH SMALL THAN PADDLE SIZE.
 9. PIN 1 MARKER MAY BE "SQUARE" IN BASE/MOLD, OR CHAMFER OR HALF MOON IN PADDLE.

© Zarlink Semiconductor 2004 All rights reserved.

ISSUE	1			
ACN				
DATE	26-02-2004			
APPRD.				



Previous package codes

Package Code LC

Package Outline for 32 lead
QFN (6 x 5 x 0.85mm)

103683



**For more information about all Zarlink products
visit our Web Site at
www.zarlink.com**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE