

Flexible 512 Channel DX with on-chip DPLL

Data Sheet

Features

- 512 channel x 512 channel non-blocking switch at 2.048 Mbps, 4.096 Mbps or 8.192 Mbps operation
- Rate conversion between the ST-BUS inputs and ST-BUS outputs
- Integrated Digital Phase-Locked Loop (DPLL) meets Telcordia GR-1244-CORE Stratum 4 specifications
- DPLL provides reference monitor, jitter attenuation and free run functions
- Per-stream ST-BUS input with data rate selection of 2.048 Mbps, 4.096 Mbps or 8.192 Mbps
- Per-stream ST-BUS output with data rate selection of 2.048 Mbps, 4.096 Mbps or 8.192 Mbps; the output data rate can be different than the input data rate
- Per-stream high impedance control output for every ST-BUS output with fractional bit advancement
- Per-stream input channel and input bit delay programming with fractional bit delay

July 2005

Ordering Information

ZL50011/QCC 160 Pin LQFP ZL50011/GDC 144 Ball LBGA

- Per-stream output channel and output bit delay programming with fractional bit advancement
- Multiple frame pulse outputs and reference clock outputs
- Per-channel constant throughput delay
- Per-channel high impedance output control
- · Per-channel message mode
- Per-channel Pseudo Random Bit Sequence (PRBS) pattern generation and bit error detection
- Control interface compatible to Motorola nonmultiplexed CPUs
- Connection memory block programming capability
- IEEE-1149.1 (JTAG) test port
- 3.3 V I/O with 5 V tolerant input




Figure 1 - ZL50011 Functional Block Diagram

Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912, France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08

Applications

- Small and medium digital switching platforms
- Access Servers
- · Time Division Multiplexers
- Computer Telephony Integration
- · Digital Loop Carriers

Description

The device has 16 ST-BUS inputs (STi0-15) and 16 ST-BUS outputs (STo0-15). It is a non-blocking digital switch with 512 64 kbps channels and performs rate conversion between the ST-BUS inputs and ST-BUS outputs. The ST-BUS inputs accept serial input data streams with the data rate of 2.048 Mbps, 4.096 Mbps or 8.192 Mbps on a per-stream basis. The ST-BUS outputs deliver serial output data streams with the data rate of 2.048 Mbps, 4.096 Mbps or 8.192 Mbps on a per-stream basis. The device also provides 16 high impedance control outputs (STOHZ 0-15) to support the use of external high impedance control buffers.

The ZL50011 has features that are programmable on a per-stream or per-channel basis including message mode, input bit delay, output bit advancement, constant throughput delay and high impedance output control.

The on-chip DPLL meets Telcordia GR-1244-CORE stratum 4 specifications (Stratum 4). It accepts a dedicated timing reference input at either 8 kHz, 1.544 MHz or 2.048 MHz. Alternatively, the reference can be replaced by an internal 8 kHz signal derived from the ST-BUS input frame boundary. The DPLL provides reference monitor, jitter attenuation and free run functions. It can be used as a system's ST-BUS timing source which is synchronized to the network. The DPLL can also be bypassed so that the device operates under system timing.

ZL50011

Table of Contents

Features	
Applications	
Description	2
Changes Summary	8
1.0 Device Overview	16
2.0 Functional Description	16
2.1 ST-BUS Input Data Rate and Input Timing	
2.1.1 ST-BUS Input Operation Mode	
2.1.2 Frame Pulse Input and Clock Input timing	
2.1.3 ST-BUS Input Timing	
2.1.4 Improved Input Jitter Tolerance with Frame Boundary Determinator	
2.2 ST-BUS Output Data Rate and Output Timing	
2.2.1 ST-BUS Output Operation Mode	19
2.2.2 Frame Pulse Output and Clock Output Timing	
2.2.3 ST-BUS Output Timing	
2.3 Serial Data Input Delay and Serial Data Output Offset	23
2.3.1 Input Channel Delay Programming	23
2.3.2 Input Bit Delay Programming	
2.3.3 Fractional Input Bit Delay Programming	
2.3.4 Output Channel Delay Programming	
2.3.5 Output Bit Delay Programming	
2.3.6 Fractional Output Bit Advancement Programming	
2.3.7 External High Impedance Control, STOHZ 0 to 15	
2.4 Data Delay Through The Switching Paths	
2.5 Connection Memory Description	
2.5.1 Connection Memory Block Programming	
2.6 Bit Error Rate (BER) Test	
2.7 Quadrant frame programming	
2.8 Microprocessor Port	
2.9 Digital Phase-Locked Loop (DPLL) Operation	
2.9.1 DPLL Master Mode	
2.9.2 DPLL Freerun Mode.	
2.9.3 DPLL Bypass Mode	
2.10 DPLE Functional Description	
2.10.2 Skew Control Circuit.	
2.10.3 Reference Monitor Circuit	
2.10.4 Phase-Locked Loop (PLL) Circuit	
2.11 DPLL Performance	
2.11.1 Intrinsic Jitter	
2.11.2 DPLL Jitter Tolerance	
2.11.3 Jitter Transfer	
2.11.4 Frequency Accuracy	
2.11.5 Locking Range	
2.11.6 Phase Slope	
2.11.7 Phase Lock Time	
2.12 Alignment Between Input and Output Frame Pulses	
3.0 Oscillator Requirements	
3.1 External Crystal Oscillator	
3.2 External Clock Oscillator	
4.0 Device Reset and Initialization	

ZL50011

Table of Contents

5.0 JTAG Support	42
5.1 Test Access Port (TAP)	
5.2 Instruction Register	
5.3 Test Data Register	43
5.4 BSDL	
6.0 Register Address Mapping	44
7.0 Detail Register Description	47
9 0 Connection Memory Rit Assignment	

List of Figures

Figure 1 - ZL50	044 E (f. 18) 1 B)	
	011 Functional Block Diagram	
	m x 24 mm LQFP (JEDEC MS-026) Pinout Diagram	
•	m x 13 mm 144 Ball LBGA Pinout Diagram	
	Timing when (CKIN2 to CKIN0 bits = 010) in the Control Register	
	Timing when (CKIN2 to CKIN0 bits = 001) in the Control Register	
Figure 6 - Inpu	Timing when (CKIN2 to CKIN0 bits = 000) in the Control Register	17
Figure 7 - ST-B	JS Input Timing for Various Input Data Rates	18
Figure 8 - FPo	and CKo0 Output Timing when the CKFP0 Bit = 0	20
Figure 9 - FPo	and CKo0 Output Timing when the CKFP0 Bit = 1	20
Figure 10 - FP	of and CKo1 Output Timing when the CKFP1 Bit = 0	20
Figure 11 - FPo	of and CKo1 Output Timing when the CKFP1 Bit = 1	20
Figure 12 - FP	o2 and CKo2 Output Timing when the CKFP2 Bit = 0	21
Figure 13 - FPc	2 and CKo2 Output Timing when the CKFP2 Bit = 1	21
Figure 14 - ST-I	BUS Output Timing for Various Output Data Rates	22
	ut Channel Delay Timing Diagram	
	ut Bit Delay Timing Diagram	
	out Channel Delay Timing Diagram	
	out Bit Delay Timing Diagram	
	ctional Output Bit Advancement Timing Diagram	
	mple: External High Impedance Control Timing	
	a Throughput Delay when Input and Output Channel Delay are Disabled for Input Ch0 Switched	
	to Output Ch0	
Figure 22 - Data	a Throughput Delay when Input Channel Delay is Enabled and Output Channel Delay is Disable	
	for Input Ch0 Switched to Output Ch0	
Figure 23 - Data	a Throughput Delay when Input Channel Delay is Disabled and Output Channel Delay is Enable	d
	i Throughput Delay when hiput Channel Delay is Disabled and Output Channel Delay is Enable	
900 _0	for Input Ch0 Switch to Output Ch0	28
	for Input Ch0 Switch to Output Ch0	28
	for Input Ch0 Switch to Output Ch0	28 to
Figure 24 - Data	for Input Ch0 Switch to Output Ch0	28 to 29
Figure 24 - Data	for Input Ch0 Switch to Output Ch0	28 to 29 34
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske	for Input Ch0 Switch to Output Ch0	28 to 29 34 35
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Bloo	for Input Ch0 Switch to Output Ch0 Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0 Functional Block Diagram W Control Circuit Diagram	28 to 29 34 35 36
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Bloo Figure 28 - DPL	for Input Ch0 Switch to Output Ch0 Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0 L Functional Block Diagram W Control Circuit Diagram k Diagram of the PLL Module	28 to 29 34 35 36 38
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Bloo Figure 28 - DPL Figure 29 - Deta	for Input Ch0 Switch to Output Ch0 Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0 L Functional Block Diagram W Control Circuit Diagram k Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies	28 to 29 34 35 36 38 39
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Bloo Figure 28 - DPL Figure 29 - Deta Figure 30 - Crys	for Input Ch0 Switch to Output Ch0 Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0 L Functional Block Diagram W Control Circuit Diagram k Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies alled DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram)	28 to 29 34 35 36 38 39 40
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Bloo Figure 28 - DPL Figure 29 - Deta Figure 30 - Crys Figure 31 - Exte	for Input Ch0 Switch to Output Ch0 Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0 L Functional Block Diagram W Control Circuit Diagram k Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies silled DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) stal Oscillator Circuit	28 to 29 34 35 36 38 39 40 41
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Bloo Figure 28 - DPL Figure 29 - Deta Figure 30 - Crys Figure 31 - Exte Figure 32 - Fran	for Input Ch0 Switch to Output Ch0 Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0 L Functional Block Diagram W Control Circuit Diagram k Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies ailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) stal Oscillator Circuit arnal Clock Oscillator Circuit ne Pulse Input and Clock Input Timing Diagram	28 to 29 34 35 36 38 39 40 41 68
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Bloo Figure 28 - DPL Figure 29 - Deta Figure 30 - Crys Figure 31 - Exte Figure 32 - Fran Figure 33 - Fran	for Input Ch0 Switch to Output Ch0 a Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0 L Functional Block Diagram W Control Circuit Diagram k Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies ailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) stal Oscillator Circuit stral Clock Oscillator Circuit ne Pulse Input and Clock Input Timing Diagram ne Boundary Timing with Input Clock (Cycle-to-Cycle) Variation	28 to 29 34 35 36 38 39 40 41 68 68
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Bloo Figure 29 - Deta Figure 30 - Crys Figure 31 - Exte Figure 32 - Fran Figure 33 - Fran Figure 34 - Fran	for Input Ch0 Switch to Output Ch0 a Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0 L Functional Block Diagram W Control Circuit Diagram K Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies Ailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) Stal Oscillator Circuit Final Clock Oscillator Circuit	28 to 29 34 35 36 38 39 40 41 68 68 69
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 28 - DPL Figure 29 - Deta Figure 30 - Crys Figure 31 - Exte Figure 32 - Fran Figure 33 - Fran Figure 34 - Fran Figure 35 - XTA	for Input Ch0 Switch to Output Ch0 Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0 L Functional Block Diagram W Control Circuit Diagram K Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies Siled DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) Stal Oscillator Circuit Final Clock Oscillator Circuit The Pulse Input and Clock Input Timing Diagram The Boundary Timing with Input Clock (Cycle-to-Cycle) Variation The Boundary Timing with Input Frame Pulse (Cycle-to-Cycle) Variation The Input Timing Diagram when Clock Oscillator is Connected	28 to 29 34 35 36 38 40 41 68 68 69 70
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Bloo Figure 29 - Deta Figure 30 - Crys Figure 31 - Exte Figure 32 - Fran Figure 33 - Fran Figure 34 - Fran Figure 35 - XTA Figure 36 - Refe	for Input Ch0 Switch to Output Ch0 Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0 L Functional Block Diagram W Control Circuit Diagram K Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies Ailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) Atal Oscillator Circuit Atal Oscillator Circuit Anne Pulse Input and Clock Input Timing Diagram Anne Boundary Timing with Input Clock (Cycle-to-Cycle) Variation Anne Boundary Timing with Input Frame Pulse (Cycle-to-Cycle) Variation Anne Boundary Timing Diagram when Clock Oscillator is Connected Berence Input Timing Diagram when the Input Frequency = 8 kHz	28 to 29 34 35 36 38 39 40 41 68 69 70 71
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Bloo Figure 28 - DPL Figure 29 - Deta Figure 30 - Crys Figure 31 - Exte Figure 32 - Fran Figure 33 - Fran Figure 34 - Fran Figure 35 - XTA Figure 36 - Refe Figure 37 - Refe	for Input Ch0 Switch to Output Ch0 a Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0 L Functional Block Diagram W Control Circuit Diagram k Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies ailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) stal Oscillator Circuit are Pulse Input and Clock Input Timing Diagram ne Boundary Timing with Input Clock (Cycle-to-Cycle) Variation ne Boundary Timing with Input Frame Pulse (Cycle-to-Cycle) Variation Li Input Timing Diagram when Clock Oscillator is Connected grence Input Timing Diagram when the Input Frequency = 8 kHz erence Input Timing Diagram when the Input Frequency = 2.048 MHz	28 to 29 34 35 36 38 39 40 41 68 69 70 71
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Bloo Figure 29 - Deta Figure 30 - Crys Figure 31 - Exte Figure 32 - Fran Figure 33 - Fran Figure 34 - Fran Figure 35 - XTA Figure 36 - Refo Figure 37 - Refo Figure 38 - Refo	for Input Ch0 Switch to Output Ch0 a Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0 L Functional Block Diagram W Control Circuit Diagram k Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies alled DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) stal Oscillator Circuit arnal Clock Oscillator Circuit are Pulse Input and Clock Input Timing Diagram are Boundary Timing with Input Clock (Cycle-to-Cycle) Variation are Boundary Timing with Input Frame Pulse (Cycle-to-Cycle) Variation Li Input Timing Diagram when Clock Oscillator is Connected arence Input Timing Diagram when the Input Frequency = 8 kHz arence Input Timing Diagram when the Input Frequency = 2.048 MHz. Brence Input Timing Diagram when the Input Frequency = 1.544 Hz	28 to 29 34 35 36 38 39 40 41 68 69 70 71 71
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Blood Figure 28 - DPL Figure 29 - Deta Figure 30 - Cryst Figure 31 - Exte Figure 32 - Frant Figure 33 - Frant Figure 35 - XTA Figure 36 - Refo Figure 37 - Refo Figure 38 - Refo Figure 39 - Inpu	for Input Ch0 Switch to Output Ch0 a Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0 L Functional Block Diagram w Control Circuit Diagram k Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies alled DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) stal Oscillator Circuit anal Clock Oscillator Circuit ane Pulse Input and Clock Input Timing Diagram ane Boundary Timing with Input Clock (Cycle-to-Cycle) Variation ane Boundary Timing with Input Frame Pulse (Cycle-to-Cycle) Variation ane Boundary Timing Diagram when Clock Oscillator is Connected arence Input Timing Diagram when the Input Frequency = 8 kHz arence Input Timing Diagram when the Input Frequency = 2.048 MHz arence Input Timing Diagram when the Input Frequency = 1.544 Hz and Output Frame Boundary Offset	28 to 29 34 35 36 38 39 40 41 68 69 71 71 71 72
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Blood Figure 28 - DPL Figure 29 - Deta Figure 30 - Cryst Figure 31 - Exte Figure 32 - Frant Figure 33 - Frant Figure 34 - Frant Figure 35 - XTA Figure 36 - Refo Figure 37 - Refo Figure 38 - Refo Figure 39 - Inpu Figure 40 - FPo	for Input Ch0 Switch to Output Ch0 a Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0. L Functional Block Diagram w Control Circuit Diagram k Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies alled DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) stal Oscillator Circuit are Pulse Input and Clock Input Timing Diagram ne Boundary Timing with Input Clock (Cycle-to-Cycle) Variation ne Boundary Timing with Input Frame Pulse (Cycle-to-Cycle) Variation Li Input Timing Diagram when Clock Oscillator is Connected arence Input Timing Diagram when the Input Frequency = 8 kHz arence Input Timing Diagram when the Input Frequency = 2.048 MHz arence Input Timing Diagram when the Input Frequency = 1.544 Hz and Output Frame Boundary Offset O and CK00 Timing Diagram.	28 to 29 34 35 36 38 40 41 68 69 71 71 72 73
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Block Figure 28 - DPL Figure 29 - Deta Figure 30 - Cryst Figure 31 - Exte Figure 32 - Fran Figure 33 - Fran Figure 34 - Fran Figure 35 - XTA Figure 36 - Refo Figure 37 - Refo Figure 38 - Refo Figure 39 - Inpu Figure 40 - FPc Figure 41 - FPc	for Input Ch0 Switch to Output Ch0 a Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0 L Functional Block Diagram w Control Circuit Diagram k Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies alled DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) stal Oscillator Circuit are Pulse Input and Clock Input Timing Diagram ne Boundary Timing with Input Clock (Cycle-to-Cycle) Variation ne Boundary Timing with Input Frame Pulse (Cycle-to-Cycle) Variation Li Input Timing Diagram when Clock Oscillator is Connected arence Input Timing Diagram when the Input Frequency = 8 kHz arence Input Timing Diagram when the Input Frequency = 2.048 MHz arence Input Timing Diagram when the Input Frequency = 1.544 Hz and Output Frame Boundary Offset O and CK00 Timing Diagram 1 and CK01 Timing Diagram.	28 to 29 34 35 36 38 39 40 41 68 69 70 71 71 72 73 74
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Blood Figure 28 - DPL Figure 29 - Deta Figure 30 - Cryst Figure 31 - Exte Figure 32 - Frant Figure 33 - Frant Figure 35 - XTA Figure 36 - Refo Figure 37 - Refo Figure 38 - Refo Figure 39 - Inpu Figure 40 - FPo Figure 41 - FPo Figure 42 - FPo	for Input Ch0 Switch to Output Ch0 a Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0. L Functional Block Diagram w Control Circuit Diagram k Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies alied DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) stal Oscillator Circuit areal Clock Oscillator Circuit are Pulse Input and Clock Input Timing Diagram are Boundary Timing with Input Clock (Cycle-to-Cycle) Variation are Boundary Timing with Input Frame Pulse (Cycle-to-Cycle) Variation be Boundary Timing Diagram when Clock Oscillator is Connected arence Input Timing Diagram when the Input Frequency = 8 kHz berence Input Timing Diagram when the Input Frequency = 2.048 MHz berence Input Timing Diagram when the Input Frequency = 1.544 Hz and Output Frame Boundary Offset O and CK00 Timing Diagram 1 and CK01 Timing Diagram 2 and CK02 Timing Diagram 2 and CK02 Timing Diagram 3	28 to 29 34 35 36 38 39 40 41 71 71 72 73 74 75
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Blood Figure 28 - DPL Figure 29 - Deta Figure 30 - Cryst Figure 31 - Exte Figure 32 - Frant Figure 33 - Frant Figure 35 - XTA Figure 36 - Refo Figure 37 - Refo Figure 38 - Refo Figure 39 - Input Figure 40 - FPo Figure 41 - FPo Figure 42 - FPo Figure 43 - ST-I	for Input Ch0 Switch to Output Ch0 a Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0. L Functional Block Diagram w Control Circuit Diagram k Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies alied DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) stal Oscillator Circuit are Pulse Input and Clock Input Timing Diagram ne Boundary Timing with Input Clock (Cycle-to-Cycle) Variation ne Boundary Timing with Input Frame Pulse (Cycle-to-Cycle) Variation Li Input Timing Diagram when Clock Oscillator is Connected arence Input Timing Diagram when the Input Frequency = 8 kHz arence Input Timing Diagram when the Input Frequency = 2.048 MHz arence Input Timing Diagram when the Input Frequency = 1.544 Hz t and Output Frame Boundary Offset O and CK00 Timing Diagram 1 and CK01 Timing Diagram 2 and CK02 Timing Diagram 3US Inputs (STi0 - 15) Timing Diagram.	28 to 29 34 35 36 38 39 40 41 71 71 72 73 74 75 76
Figure 24 - Data Figure 25 - DPL Figure 26 - Ske Figure 27 - Blood Figure 28 - DPL Figure 29 - Deta Figure 30 - Cryst Figure 31 - Exte Figure 32 - Frant Figure 33 - Frant Figure 35 - XTA Figure 36 - Reform Figure 37 - Reform Figure 38 - Reform Figure 39 - Input Figure 40 - FPot Figure 41 - FPot Figure 43 - ST-I Figure 43 - ST-I Figure 44 - ST-I	for Input Ch0 Switch to Output Ch0 a Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched Output Ch0. L Functional Block Diagram w Control Circuit Diagram k Diagram of the PLL Module L Jitter Transfer Function Diagram - Wide Range of Frequencies alied DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) stal Oscillator Circuit areal Clock Oscillator Circuit are Pulse Input and Clock Input Timing Diagram are Boundary Timing with Input Clock (Cycle-to-Cycle) Variation are Boundary Timing with Input Frame Pulse (Cycle-to-Cycle) Variation be Boundary Timing Diagram when Clock Oscillator is Connected arence Input Timing Diagram when the Input Frequency = 8 kHz berence Input Timing Diagram when the Input Frequency = 2.048 MHz berence Input Timing Diagram when the Input Frequency = 1.544 Hz and Output Frame Boundary Offset O and CK00 Timing Diagram 1 and CK01 Timing Diagram 2 and CK02 Timing Diagram 2 and CK02 Timing Diagram 3	28 to 29 34 35 36 38 39 40 41 68 69 71 71 72 73 74 75 76 77

ZL50011

List of Figures

Figure 46 - Output Driver Enable (ODE)	. 78
Figure 47 - Motorola Non-Multiplexed Bus Timing	79
Figure 48 - JTAG Test Port Timing Diagram	. 80
Figure 49 - Reset Pin Timing Diagram	80

ZL50011

List of Tables

Table 1- FPi and CKi Input Programming	17
Table 2 - FPo0 and CKo0 Output Programming	19
Table 3 - FPo1 and CKo1 Output Programming	
Table 4 - FPo2 and CKo2 Output Programming	19
Table 5 - Variable Range for Input Streams	27
Table 6 - Variable Range for Output Streams	27
Table 7 - Data Throughput Delay	
Table 8 - Connection Memory in Block Programming Mode	
Table 9 - Definition of the Four Quadrant Frames	31
Table 10 - Quadrant Frame 0 LSB Replacement	
Table 11 - Quadrant Frame 1 LSB Replacement	
Table 13 - Quadrant Frame 3 LSB Replacement	
Table 12 - Quadrant Frame 2 LSB Replacement	
Table 14 - DPLL Operating Mode Settings	
Table 15 - Address Map for Device Specific Registers	
Table 16 - Control Register (CR) Bits	
Table 17 - Internal Mode Selection (IMS) Register Bits	
Table 18 - BER Start Receiving Register (BSRR) Bits	
Table 19 - BER Length Register (BLR) Bits	
Table 20 - BER Count Register (BCR) Bits	
Table 21 - DPLL Operation Mode (DOM) Register Bits	
Table 22 - DPLL Output Adjustment (DPOA) Register Bits	
Table 23 - DPLL House Keeping (DHKR) Register Bits	
Table 24 - Stream Input Control Register 0 to 7 (SICR0 to SICR7)	
Table 25 - Stream Input Control Register 8 to 15 (SICR8 to SICR15)	
Table 26 - Stream Input Delay Register 0 to 7 (SIDR0 to SIDR7)	
Table 27 - Stream Input Delay Register 8 to 15 (SIDR8 to SIDR15)	
Table 28 - Stream Output Control Register 0 to 7 (SOCR0 to SOCR7)	
Table 29 - Stream Output Control Register 8 to 15 (SOCR8 to SOCR15)	
Table 30 - Stream Output Offset Register 0 to 7 (SOOR0 to SOOR7)	
Table 31 - Stream Output Offset Register 8 to 15 (SOOR8 to SOOR15)	
Table 32 - Address Map for Memory Locations (512x512 DX, MSB of address = 1)	
Table 33 - Connection Memory Bit Assignment when the CMM bit = 0	
Table 34 - Connection Memory Bits Assignment when the CMM bit = 1	65

Changes Summary

The following table captures the changes from the July 2004 issue.

Page	Item Change	
12, 34, 40	(1) Pin Description - Signal XTALi(2) 2.9.3 "DPLL Bypass Mode"(3) 3.0 "Oscillator Requirements"	Clarified initialization input clock requirement in DPLL Bypass mode.
18	2.1.4 "Improved Input Jitter Tolerance with Frame Boundary Determinator"	 Added a new section to describe the improved input jitter tolerance with the frame boundary determinator.
47	Table 16 - "Control Register (CR) Bits" - bits "FBDMODE" and "FBDEN"	Renamed bit 15 from Unused to FBDMODE and added description to clarify the frame boundary determinator operation.
		Clarified FBDEN description.




Figure 2 - 24 mm x 24 mm LQFP (JEDEC MS-026) Pinout Diagram

PINOUT DIAGRAM: (as viewed through top of package)

A1 corner identified by metallized marking, mould indent, ink dot or right-angled corner




Figure 3 - 13 mm x 13 mm 144 Ball LBGA Pinout Diagram

Pin Description

LQFP Pin Number	LBGA Ball Number	Name	Description	
10, 23, 33, 43, 48, 58, 68, 78, 92, 102, 113, 127, 136, 146, 156	D5, D6, D7 E9 F4, F9 G4 H4 J6, J7, J8	V _{DD}	Power Supply for the device: +3.3 V	
9, 18, 21, 32, 38, 47, 57, 67, 77, 91, 101, 112, 126, 135, 145, 155	D4, D9 E5, E6, E7, E8 F5, F6, F7, F8 G5, G6, G7, G8 H5, H6, H7, H8 J4	V _{ss} (GND)	Ground.	
3	B12	TMS	Test Mode Select (3.3 V Tolerant Input with internal pull-up): JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up resistor when it is not driven.	
4	A12	TCK	Test Clock (5 V Tolerant Input): Provides the clock to the JTAG test logic.	
5	B11	TRST	Test Reset (3.3 V Tolerant Input with internal pull-up): Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low during power-up to ensure that the device is in the normal functional mode. When JTAG is not being used, this pin should be pulled low during normal operation.	
6	A11	TDi	Test Serial Data In (3.3 V Tolerant Input with internal pull-up): JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up resistor when it is not driven.	
7	B10	FPi	ST-BUS Frame Pulse Input (5 V Tolerant Input): This pin accepts the frame pulse which stays low for 61 ns, 122 ns or 244 ns at the frame boundary. The frame pulse associating with the highest input data rate has to be applied to this pin. The frame pulse frequency is 8 kHz. The device also accepts positive frame pulse if the FPINP bit is high in the Internal Mode Selection register.	
8	A10	СКі	ST-BUS Clock Input (5 V Tolerant Input): This pin accepts a 4.096 MHz, 8.192 MHz or 16.384 MHz clock. The input clock frequency has to be equal to or greater than twice of the highest input data rate. The clock falling edge defines the input frame boundary. The device also allows the clock rising edge to define the frame boundary by programming the CKINP bit in the Internal Mode Selection register.	

LQFP Pin	LBGA Ball			
Number	Number	Name	Description	
11	В9	SG1	APLL Test Control (3.3 V Input with internal pull-down) : For normal operation, this input MUST be low.	
12	A9	TM1	APLL Test Pin 1: For normal operation, this input MUST be low.	
13	C10	TM2	APLL Test Pin 2 : For normal operation, this input MUST be low.	
14, 15	C9, C8	NC1, NC2	No Connection: These pins MUST be left unconnected.	
16	D8	V _{ss_APLL}	Ground for the APLL Circuit.	
17	В8	V_{DD_APLL}	Power Supply for the on-chip Analog Phase Lock Loop (APLL) Circuit: +3.3 V	
19	A8	XTALo	Oscillator Clock Output (3.3 V Output). This pin is connected to a 20 MHz crystal (see Figure 30 on page 40), or it is left unconnected if a clock oscillator is connected to the XTALi pin (see Figure 31 on page 41). If the device is to be used in DPLL Bypass mode only, the crystal or clock oscillator can be omitted, in which case this pin must be left unconnected.	
20	A7	XTALi	Oscillator Clock Input (3.3 V Input). This pin is connected to a 20 MHz crystal (see Figure 30 on page 40), or it is connected to a clock oscillator (see Figure 31 on page 41). If the device is to be used in DPLL Bypass mode only, the crystal or clock oscillator can be omitted, but this pin should still get a valid clock signal so that the device can be initialized. The easiest way is to tie the CKi clock to this pin.	
22	В7	CLKBYPS	Test Clock Input: For device testing only, in normal operation, this input MUST be low.	
24 - 28	A6, A5, B6, B5, C7	IC0 - 4	Internal connection (3.3 V Tolerant Inputs with internal pull-down): In normal mode, these pins must be low.	
30	C4	REF	Reference Input (5 V Tolerant Input): This pin accepts an 8 kHz, 1.544 MHz or 2.048 MHz timing reference. It is used as one of the references for the DPLL in the Master mode. This pin is ignored in the DPLL Bypass Mode. When this pin is not in use, it is required to be driven high or low by connecting it to Vdd or ground through an external pull-up resistor or external pull-down resistor.	
31	A4	ICONN1	Internal Connection: In normal mode, this pin must be low.	
34	А3	FPo0	ST-BUS Frame Pulse Output 0 (5 V Tolerance Three-state Output): ST-BUS frame pulse output which stays low for 244 ns or 122 ns at the output frame boundary. Its frequency is 8 KHz. The polarity of this signal can be changed using the Internal Mode Selection register.	

LQFP Pin Number	LBGA Ball Number	Name	Description
35	B4	CKo0	ST-BUS Clock Output 0 (5 V Tolerant Three-state Output): A 4.094 MHz or 8.192 MHz clock output. The clock falling edge defines the output frame boundary. The polarity of this signal can be changed using the Internal Mode Selection register.
36	В3	FPo1	ST-BUS Frame Pulse Output 1 (5 V Tolerant Three-state Output): ST-BUS frame pulse output which stays low for 61 ns or 122 ns at the output frame boundary. Its frequency is 8 KHz. The polarity of this signal can be changed using the Internal Mode Selection register.
37	B2	CKo1	ST-BUS Clock Output 1 (5 V Tolerant Three-state Output): A 16.384 MHz or 8.192 MHz clock output. The clock falling edge defines the output frame boundary. The polarity of this signal can be changed using the Internal Mode Selection register.
44	A2	FPo2	ST-BUS Frame Pulse Output 2 (5 V Tolerant High Speed Three-state Output): ST-BUS frame pulse output which stays low for 30 ns or 61 ns at the frame boundary. Its frequency is 8 KHz. The polarity of this signal can be changed using the Internal Mode Selection register.
45	B1	CKo2	ST-BUS Clock Output 2 (5 V Tolerant High Speed Three-state Output): A 32.768 MHz or 16.384 MHz clock output. The clock falling edge defines the output frame boundary. The polarity of this signal can be changed using the Internal Mode Selection register.
46	A1	ODE	Output Drive Enable (5 V Tolerant Input): This is the asynchronously output enable control for the STo0 - 15 and the output driven high control for the STOHZ 0 - 15 serial outputs. When it is high, the STo0 - 15 and STOHZ 0 - 15 are enabled. When it is low, the STo0 - 15 are in the high impedance state and the STOHZ 0 - 15 are driven high.
49 - 52 59 - 62 69 - 72 83 - 86	D2, C2, C1, D1 E2, E1, F1, F2 H3, H1, H2, J1 L2, L3, M1, K3	STo0 - 3 STo4 - 7 STo8 - 11 STo12 - 15	Serial Output Streams 0 to 15 (5 V Tolerant Three-state Outputs): The data rate of these output streams can be selected independently using the stream control output registers. In the 2.048 Mbps mode, these pins have serial TDM data streams at 2.048 Mbps with 32 channels per stream. In the 4.096 Mbps mode, these pins have serial TDM data streams at 4.096 Mbps with 64 channels per stream. In the 8.192 Mbps mode, these pins have serial TDM data streams at 8.192 Mbps with 128 channels per stream.

LQFP Pin Number	LBGA Ball Number	Name	Description	
53 - 56 63 - 66 73 - 76 87 - 90	C3, D3, E4, E3 F3, G3, G1, G2 J3, K1, L1, J2 M2, K4, M3, K2	STOHZ 0 - 3 STOHZ 4 - 7 STOHZ 8 - 11 STOHZ 12 -15	Serial Output Streams High Impedance Control 0 to 15 (5 V Tolerant Three-state Outputs): These pins are used to enable (or disable) external three-state buffers. When an output channel is in the high impedance state, the STOHZ drives high for the duration of the corresponding output channel. When the STO channel is active, the STOHZ drives low for the duration of the corresponding output channel.	
93 - 96 97 - 100 103 - 106 107 - 110	M4, K5, J5, L4 L6, K6, M6, L7 M7, M8, K8, K9 L8, M9, L9, L5	D0 - D3 D4 - D7 D8 - D11 D12 - D15	Data Bus 0 - 15 (5 V Tolerant I/Os): These pins form the 16-bit data bus of the microprocessor port.	
111	M5	DTA	Data Transfer Acknowledgment (5 V Tolerant Three-state Output): This active low output indicates that a data bus transfer is complete. A pull-up resistor is required to hold this pin at HIGH level.	
114	K7	CS	Chip Select (5 V Tolerant Input): Active low input used by the microprocessor to enable the microprocessor port access.	
115	M12	R/W	Read/Write (5 V Tolerant Input): This input controls the direction of the data bus lines (D0-D15) during a microprocessor access.	
116	H10	DS	Data Strobe (5 V Tolerant Input): This active low input works in conjunction with CS to enable the microprocessor port read and write operations.	
117, 118 123 - 125 128 - 130 131 - 134	M10, M11 L10, L11, K11 K10, L12, K12 J11, J10, J9, J12	A0 - A1 A2 - A4 A5 - A7 A8 - A11	Address 0 - 11 (5 V Tolerant Inputs): These pins form the 12-bit address bus to the internal memories and registers.	
137 - 139 140 - 142 143, 144 147 - 149 150 - 152 153, 154	H9, G9, H11 H12, G12, G11 G10, F10 D10, E10, F11 F12, E12, E11 D12, C12	STi0 - 2 STi3 - 5 STi6 - 7 STi8 - 10 STi11- 13 STi14 - 15	Serial Input Streams 0 to 15 (5 V Tolerant Inputs): The data rate of these input streams can be selected independently using the stream input control registers. In the 2.048 Mbps mode, these pins accept serial TDM data streams at 2.048 Mbps with 32 channels per stream. In the 4.096 Mbps mode, these pins accept serial TDM data streams at 4.096 Mbps with 64 channels per stream. In the 8.192 Mbps mode, these pins accept serial TDM data streams at 8.192 Mbps with 128 channels per stream. Unused serial input pins are required to connect to either Vdd or ground, through an external pull-up resistor or external pull-down resistor.	

LQFP Pin Number	LBGA Ball Number	Name	Description
157	D11	RESET	Device Reset (5 V Tolerant Input): This input (active LOW) puts the device in its reset state that disables the ST00 - 15 drivers and drives the STOHZ 0 - 15 outputs to high. It also clears the device registers and internal counters. To ensure proper reset action, the reset pin must be low for longer than 1 ms. Upon releasing the reset signal to the device, the first microprocessor access can take place after 600 μs due to the time required to stabilize the APLL and crystal oscillator blocks from the power down state.
158	C11	TDo	Test Serial Data Out (3 V Tolerant Three-state Output): JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG is not enabled.
1, 2, 29, 39 - 42, 79 - 82, 119 - 122, 159, 160	C5, C6	NC	No Connection Pins. These pins are not connected to the device internally.

1.0 Device Overview

The device uses the ST-BUS input frame pulse and the ST-BUS input clock to define the input frame boundary and timing for the ST-BUS input streams with various data rates (2.048 Mbps, 4.096 Mbps and/or 8.192 Mbps). The output frame boundary is defined by the output frame pulses and the output clock timing for the ST-BUS output streams with various data rates (2.048 Mbps, 4.096 Mbps and/or 8.192 Mbps).

By using Zarlink's message mode capability, microprocessor data can be broadcast to the data output streams on a per channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS devices.

The on-chip DPLL can be operated in one of three modes: Master, Freerun or Bypass. In Master mode, the DPLL can be used as a system's timing source to provide ST-BUS clocks and frame pulses which are synchronized to the network. In Freerun mode, the DPLL can be used to provide system ST-BUS timing which is independent of the network. In Bypass mode, the DPLL is completely bypassed and the device operates entirely from system timing provided by the input ST-BUS clock and frame pulse. An external 20.000 MHz crystal or clock oscillator is required in Master and Freerun modes. The DPLL intrinsic jitter is 6.25 ns peak to peak.

In Master mode, the DPLL is synchronized to either the REF input or to an internal 8 kHz signal derived from the input ST-BUS clock and frame pulse. The REF input accepts an 8 kHz, 1.544 MHz or 2.048 MHz network timing reference signal. The DPLL also provides reference monitor and jitter attenuation functions. The DPLL output is an internal high-speed clock from which output ST-BUS clock and frame pulses are generated.

A non-multiplexed microprocessor port allows users to program the device with various operating modes and switching configurations. Users can use the microprocessor port to perform register read/write, connection memory read/write and data memory read operations. The microprocessor port has a 12-bit address bus, a 16-bit data bus and four control signals.

The device also supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

2.0 Functional Description

A functional block diagram of the ZL50011 is shown in Figure 1 on page 1.

2.1 ST-BUS Input Data Rate and Input Timing

The device has 16 ST-BUS serial data inputs. Any of the 16 inputs can be programmed to accept different data rates, namely, 2.048 Mbps, 4.096 Mbps or 8.192 Mbps.

2.1.1 ST-BUS Input Operation Mode

Any ST-BUS input can be programmed to accept the 2.048 Mbps, 4.096 Mbps or 8.192 Mbps data using Bit 0 to 2 in the stream input control registers, SICR0 to SICR15 as shown in Table 24 on page 54 and Table 25 on page 56.

The maximum number of input channels is 512 channels. External pull-up or pull-down resistors are required for any unused ST-BUS inputs.

2.1.2 Frame Pulse Input and Clock Input timing

The frame pulse input FPi accepts the frame pulse used for the **highest** input data rate. The frame pulse is an 8 kHz input signal which stays low for 244 ns, 122 ns or 61 ns for the input data rate of 2.048 Mbps, 4.096 Mbps or 8.192 Mbps respectively. The frequency of CKi must be twice the highest data rate. For example, if users present the ZL50011 with 2.048 Mbps and 8.192 Mbps input data, the device should be programmed to accept the input clock of 16.384 MHz and the frame pulse which stays low for 61 ns.

Users have to program the CKIN2 - 0 bits in the Control Register (CR), for the width of the frame pulse low cycle and the frequency of the input clock. See Table 1 for the programming of the CKIN0, CKIN1 and CKIN2 bits in the Control Register.

CKIN2 - 0 bits	FPi Low Cycle	CKi	Highest Input Data Rate
000	61 ns	16.384 MHz	8.192 Mbps
001	122 ns	8.192 MHz	4.096 Mbps
010	244 ns	4.096 MHz	2.048 Mbps
011 - 111	Reserved		

Table 1 - FPi and CKi Input Programming

The device also accepts positive or negative input frame pulse and ST-BUS input clock formats via the programming of the FPINP and CKINP bits in the Internal Mode Selection (IMS) register. By default, the device accepts the negative input clock format.

Figure 4, Figure 5 and Figure 6 describe the usage of CKIN2 - 0, FPINP and CKINP in the Internal Mode Selection (IMS) register:




Figure 4 - Input Timing when (CKIN2 to CKIN0 bits = 010) in the Control Register




Figure 5 - Input Timing when (CKIN2 to CKIN0 bits = 001) in the Control Register




Figure 6 - Input Timing when (CKIN2 to CKIN0 bits = 000) in the Control Register

2.1.3 ST-BUS Input Timing

When the negative input frame pulse and negative input clock formats are used, the input frame boundary is defined by the falling edge of the CKi input clock while the FPi is low. When the input data rate is 2.048 Mbps, 4.096 Mbps or 8.192 Mbps, there are 32, 64 or 128 channels per every ST-BUS frame respectively. Figure 7 shows the details:




Figure 7 - ST-BUS Input Timing for Various Input Data Rates

2.1.4 Improved Input Jitter Tolerance with Frame Boundary Determinator

The ZL50011 has a Frame Boundary Determinator (FBD) allowing substantial increase of the CKi input clock jitter tolerance. The FBD circuit is enabled by setting the Control Register bits FBDEN and FBDMODE to HIGH. By default the FBD is disabled. Both the FBDEN and FBDMODE bits should be set HIGH during normal operation. The device can have 20 ns of input clock jitter tolerance (on CKi and FPi) when the FBD is fully enabled.

This jitter tolerance is related to the proper operation of the switch, and describes the amount of jitter that can be accepted on the CKi and FPi inputs. Do not confuse this with the DPLL jitter tolerance (Section 2.11.2) which describes the ability of the integrated DPLL to lock to an input reference (REF).

2.2 ST-BUS Output Data Rate and Output Timing

The device has 16 ST-BUS serial data outputs. Any of the 16 outputs can be programmed to deliver different data rates at 2.048 Mbps, 4.096 Mbps or 8.192 Mbps.

2.2.1 ST-BUS Output Operation Mode

Any ST-BUS output can be programmed to deliver the data at 2.048 Mbps, 4.096 Mbps or 8.192 Mbps mode using Bit 0 to 2 in the Stream Output Control Register, SOCR0 to SOCR15 as shown in Table 28 on page 60 and Table 29 on page 61.

2.2.2 Frame Pulse Output and Clock Output Timing

The device offers 3 frame pulse outputs, FPo0, FPo1 and FPo2. All output frame pulses are 8 kHz output signals. By default, the output frame boundary is defined by the falling edge of the CKo0, CKo1 or CKo2 output clocks while the FPo0, FPo1 or FPo2 output frame pulse goes low respectively.

In addition to the default settings, users can also select different output frame pulse low cycles and output clock frequencies by programming the CKFP0, CKFP1 and CKFP2 bits in the Control Register. See Table 2, Table 3 and Table 4 for the bit usage in the Control Register:

CKFP0	FPo0 Low Cycle	CKo0
0	244 ns	4.096 MHz
1	122 ns	8.192 MHz

Table 2 - FPo0 and CKo0 Output Programming

CKFP1	FPo1	CKo1
0	61 ns	16.384 MHz
1	122 ns	8.192 MHz

Table 3 - FPo1 and CKo1 Output Programming

CKFP2	FPo2	CKo2
0	30 ns	32.768 MHz
1	61 ns	16.384 MHz

Table 4 - FPo2 and CKo2 Output Programming

The device also delivers positive or negative output frame pulse and ST-BUS output clock formats via the programming of the FP0P, FP1P, FP2P, CK0P, CK1P and CK2P bits in the Internal Mode Selection (IMS) register. By default, the device delivers the negative output frame pulse and negative output clock formats.

Figure 8 to Figure 13 describe the usage of the CKFP0, CKFP1, CKFP2, FP0P, FP1P, FP2P, CK0P, CK1P and CK2P in the Control Register and Internal Mode Selection Register:




Figure 8 - FPo0 and CKo0 Output Timing when the CKFP0 Bit = 0




Figure 9 - FPo0 and CKo0 Output Timing when the CKFP0 Bit = 1




Figure 10 - FPo1 and CKo1 Output Timing when the CKFP1 Bit = 0




Figure 11 - FPo1 and CKo1 Output Timing when the CKFP1 Bit = 1




Figure 12 - $\overline{PPO2}$ and $\overline{CKO2}$ Output Timing when the CKFP2 Bit = 0




Figure 13 - $\overline{\text{FPo2}}$ and $\overline{\text{CKo2}}$ Output Timing when the CKFP2 Bit = 1

2.2.3 ST-BUS Output Timing

By default, the output frame boundary is defined by the falling edge of the CKo0, CKo1 or CKo2 output clock while the FPo0, FPo1 or FPo2 output frame pulse goes low respectively. When the output data rates are 2.048 Mbps, 4.096 Mbps and 8.192 Mbps, there are 32, 64 or 128 output channels per every ST-BUS frame respectively. Figure 14 describes the details.




Figure 14 - ST-BUS Output Timing for Various Output Data Rates

2.3 Serial Data Input Delay and Serial Data Output Offset

Various registers are provided to adjust the input and output delays for every input and every output data stream. The input and output channel delay can vary from 0 to 31, 0 to 63 and 0 to 127 channel(s) for the 2.048 Mbps, 4.096 Mbps and 8.192 Mbps modes respectively.

The input and output bit delay can vary from 0 to 7 bits. The fractional input bit delay can vary from 1/4, 1/2, 3/4 to 4/4 bit. The fractional output bit advancement can vary from 0, 1/4, 1/2 to 3/4 bit.

2.3.1 Input Channel Delay Programming

This feature allows each input stream to have a different input frame boundary with respect to the input frame boundary defined by the FPi and CKi. By default, all input streams have channel delay of zero such that Ch0 is the first channel that appears after the input frame boundary (see Figure 15).

The input channel delay programming is enabled by setting Bit 3 to 9 in the Stream Input Delay Register (SIDR). The input channel delay can vary from 0 to 31, 0 to 63 and 0 to 127 for the 2.048 Mbps, 4.096 Mbps and 8.192 Mbps modes respectively.




Figure 15 - Input Channel Delay Timing Diagram

2.3.2 Input Bit Delay Programming

In addition to the input channel delay programming, the input bit delay programming feature provides users with more flexibility when designing the switch matrices at high-speed, in which the delay lines are easily created on PCM highways which are connected to the switch matrix cards.

By default, all input streams have zero bit delay such that Bit 7 is the first bit that appears after the input frame boundary, see Figure 16. The input delay is enabled by Bit 0 to 2 in the Stream Input Delay Registers (SIDR). The input bit delay can vary from 0 to 7 bits.

2.3.3 Fractional Input Bit Delay Programming

In addition to the input bit delay feature, the device allows users to change the sampling point of the input bit. By default, the sampling point is at 3/4 bit. Users can change the sampling point to 1/4, 1/2, 3/4 or 4/4 bit position by programming Bit 3 and 4 of the Stream Input Control Registers (SICR).




Figure 16 - Input Bit Delay Timing Diagram

2.3.4 Output Channel Delay Programming

This feature allows each output stream to have a different output frame boundary with respect to the output frame boundary defined by the output frame pulse (FPo0, FPo1 and FPo2) and the output clock (CKo0, CKo1 or CKo2). By default, all output streams have zero channel delay such that Ch 0 is the first channel that appears after the output frame boundary as shown in Figure 17. Different output channel delay can be set by programming Bit 5 to 11 in the Stream Output Offset Registers (SOOR). The output channel delay can vary from 0 to 31, 0 to 63 and 0 to 127 for the 2.048 Mbps, 4.096 Mbps and 8.192 Mbps modes respectively.




Figure 17 - Output Channel Delay Timing Diagram

2.3.5 Output Bit Delay Programming

This feature is used to delay the output data bit of individual output streams with respect to the output frame boundary. Each output stream can have its own bit delay value.

By default, all output streams have zero bit delay such that Bit 7 is the first bit that appears after the output frame boundary (see Figure 18 on page 25). Different output bit delay can be set by programming Bit 2 to 4 in the Stream Output Offset Registers. The output bit delay can vary from 0 to 7 bits.




Figure 18 - Output Bit Delay Timing Diagram

2.3.6 Fractional Output Bit Advancement Programming

In addition to the output bit delay, the device is also capable of performing fractional output bit advancement. This feature offers a better resolution for the output bit delay adjustment. The fractional output bit advancement is useful in compensating for various parasitic loadings on the serial data output pins.

By default, all output streams have zero fractional bit advancement such that Bit 7 is the first bit that appears after the output frame boundary as shown in Figure 19. The fractional output bit advancement is enabled by Bit 0 to 1 in the Stream Output Offset Registers. The fractional bit advancement can vary from 0, 1/4, 1/2 or 3/4 bit.




Figure 19 - Fractional Output Bit Advancement Timing Diagram

2.3.7 External High Impedance Control, STOHZ 0 to 15

The STOHZ 0 to 15 outputs are provided to control the external tristate ST-BUS drivers for per-channel high impedance operations. The STOHZ outputs are sent out in 32, 64 or 128 timeslots corresponding to the output channels for 2.048 Mbps, 4.096 Mbps and 8.192 Mbps output streams respectively. Each control timeslot lasts for one channel time.

When the ODE pin is high, the STOHZ 0 - 15 are enabled. When the ODE pin or the RESET pin is low, the STOHZ 0 - 15 are driven high. STOHZ outputs are also driven high if their corresponding ST-BUS outputs are not in use.

Figure 20 gives an example when channel 2 of a given ST-BUS output is programmed in the high impedance state, the corresponding STOHZ pin drives high for one channel time at the channel 2 timeslot.

By default, the output timing of the STOHZ signals follow the same timing as their corresponding STo signals including any user-programmed output channel and bit delay and fractional bit advancement. In addition, the device allows users to advance the STOHZ signals from their default positions to a maximum of four 15.2 ns steps (or four 1/4 bit steps) using Bit 3 to 5 of the Stream Output Control Register (SOCR). Bit 6 in the Stream Output Control Register selects the step resolution as 15.2 ns or 1/4 data bit. The additional advancement feature allows the STOHZ signals to better match the high impedance timing required by the external ST-BUS drivers.

When the device is in DPLL Master mode (or Freerun mode) and the additional STOHZ advancement is set to zero, there is no phase difference between the STo0 - 15 and the STOHZ 0 to 15. When the device is in DPLL Master mode (or Freerun mode) and the additional STOHZ advance is **not** zero, the phase correction of 6.25 ns could happen between the STo0 - 15 and STOHZ 0 to 15 because these outputs are clocked by various internal clock edges and the DPLL output has the intrinsic jitter of 6.25 ns.

When the device is in the DPLL Bypass Mode, there is no phase correction between the STo0 -15 of the STOHZ 0 - 15 regardless whether the additional STOHZ advancement is enabled or disabled.




Figure 20 - Example: External High Impedance Control Timing

2.4 Data Delay Through The Switching Paths

To maintain the channel integrity in the constant delay mode, the usage of the input channel delay and output channel delay modes affect the data delay through various switching paths due to additional data buffers. The usage of these data buffers is enabled by the input and output channel delay bits (STIN#CD6-0 and STO#CD6-0) in the Stream Input Delay and Stream Output Offset Registers. However, the input and output bit delay or the input and output fractional bit offset have no impact on the overall data throughput delay.

In the following paragraphs, the data throughput delay (T) is expressed as a function of ST-BUS frames, input channel number (m), output channel number (n), input channel delay (α) and output channel delay (β). Table 5 describes the variable range for input streams and Table 6 describes the variable range for output streams. Table 7 summarizes the data throughput delay under various input channel and output channel delay conditions.

Input Stream Data Rate	Input Channel Number (m)	Possible Input channel delay (α)
2 Mbps	0 to 31	1 to 31
4 Mbps	0 to 63	1 to 63
8 Mbps	0 to 127	1 to 127

Table 5 - Variable Range for Input Streams

Output Stream Data Rate	Output Channel Number (m)	Possible Output channel delay (β)
2 Mbps	0 to 31	1 to 31
4 Mbps	0 to 63	1 to 63
8 Mbps	0 to 127	1 to 127

Table 6 - Variable Range for Output Streams

Input Channel Delay OFF	Input Channel Delay ON	Input Channel Delay OFF	Input Channel Delay ON
Output Channel Delay OFF	Output Channel Delay OFF	Output Channel Delay ON	Output Channel Delay ON
T = 2 frames + (n-m)	T = 3 frames - α + (n-m)	T = 2 frames + β + (n-m)	

Table 7 - Data Throughput Delay

By default, when the input channel delay and output channel delay are set to zero, the data throughput delay (T) is: T = 2 frames + (m-n). Figure 21 shows the throughput delay when the input Ch0 is switched to the output Ch0.




Figure 21 - Data Throughput Delay when Input and Output Channel Delay are Disabled for Input Ch0 Switched to Output Ch0

When the input channel delay is enabled and the output channel delay is disabled, the data throughput delay is: **T** = **3 frames** - α + (m-n). Figure 22 shows the data throughput delay when the input Ch0 is switched to the output Ch0.




Figure 22 - Data Throughput Delay when Input Channel Delay is Enabled and Output Channel Delay is Disabled for Input Ch0 Switched to Output Ch0

When the input channel delay is disabled and the output channel delay is enabled, the throughput delay is: T = 2 frames + β + (m-n). Figure 23 shows the data throughput delay when the input Ch0 is switched to the output Ch0.




Figure 23 - Data Throughput Delay when Input Channel Delay is Disabled and Output Channel Delay is Enabled for Input Ch0 Switch to Output Ch0

When the input channel delay and the output channel delay are enabled, the data throughput delay is: **T = 3 frames** - α + β + (m-n). Figure 24 shows the data throughput delay when the input Ch0 is switched to the output Ch0.




Figure 24 - Data Throughput Delay when Input and Output Channel Delay are Enabled for Input Ch0 Switched to Output Ch0

2.5 Connection Memory Description

The connection memory is 12-bit wide. There are 512 memory locations to support the ST-BUS serial outputs STo0-15. The address of each connection memory location corresponds to an output destination stream number and an output channel number. See Table 32 on page 64 for the connection memory address map.

When Bit 0 of the connection memory is **low**, Bit 1 to 7 define the source (input) channel address and Bit 8 to 11 define the source (input) stream address. Once the source stream and channel addresses are programmed by the microprocessor, the contents of the data memory at the selected address are switched to the mapped output stream and channel. See Table 33 on page 65 for details on the memory bit assignment when Bit 0 of the connection memory is low.

When Bit 0 of the connection memory is **high**, Bit 1 and 2 define the per-channel control modes of the output streams, the per-channel high impedance output control, the per-channel message and the per-channel BER test modes. In the message mode, the 8-bit message data located in Bit 3 to 10 of the connection memory will be transferred directly to the mapped output stream. See Table 34 on page 65 for details on the memory bit assignment when Bit 0 of the connection memory is high.

2.5.1 Connection Memory Block Programming

This feature allows fast initialization of the entire connection memory after power up. When block programming mode is enabled, the content of Bit 1 to 3 in the Internal Mode Selection (IMS) Register will be loaded into Bit 0 to 2 of all the 512 connection memory locations. The other bit positions of the connection memory will be loaded with zeros.

Memory block programming procedure:

(Assumption: The MBPE and MBPS bits are both low at the start of the procedure)

- Program Bit 1 to 3 (BPD0 to BPD2) in the IMS (Internal Mode Selection) register.
- Set the Memory Block Programming Enable (MBPE) bit in the Control Register to high to enable the block programming mode.
- Set the Memory Block Programming Start (MBPS) bit to high in the IMS Register to start the block programming. The BPD0 to BPD2 bits will be loaded into Bit 0 to 2 of the connection memory. The other bit positions of the connection memory will be loaded with zeros. The memory content after block programming is shown in Table 8.
- It takes 50µs for the connection memory to be loaded with the bit pattern defined by the BPD0 to BPD2 bits.
- After loading the bit pattern to the entire connection memory, the device will reset the MBPS bit to low, indicating that the process has finished.
- Upon completion of the block programming, set the MBPE bit from high to low to disable the block programming mode.

Note: Once the block programming is started, it can be terminated at any time prior to completion by setting the MBPS bit or the MBPE bit to low. If the MBPE bit is used to terminate the block programming before completion, users have to set the MBPS bit from high to low before enabling other device operation.

11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	BPD2	BPD1	BPD0

Table 8 - Connection Memory in Block Programming Mode

2.6 Bit Error Rate (BER) Test

The ZL50011 has one on-chip BER transmitter and one BER receiver. The transmitter can transmit onto a single STo output stream only. The transmitter provides a BER sequence (2^{15} -1 Pseudo Random Code) which can start from any channel in the frame and lasts from one channel up to one frame time ($125 \mu s$). The transmitter output channel(s) are specified by programming the connection memory location(s) corresponding to the channel(s) of the selected output stream: Bit 0 to 2 of the connection memory location(s) should be programmed to the BER test mode (see Table 34 on page 65).

Multiple connection memory locations can be programmed for BER test such that the BER patterns can be transmitted for several output channels which are consecutive. If the transmitting output channels are not consecutive, the BER receiver will not compare the bit patterns correctly.

The number of output channels which the BER transmitter occupies also has to be the same as the number of channels defined in the BER Length Register. The BER Length Register defines how many BER channels to be monitored by the BER receiver.

Registers used for setting up the BER test are as follows:

- Control Register (CR) The CBER bit is used to clear the bit error counter and the BER Count Register (BCR). The SBER bit is used to start or stop the BER transmitter and BER receiver.
- BER Start Receiving Register (BSRR) Defines the input stream and channel from where the BER sequence will start to be compared.
- BER Length Register (BLR) Defines how many channels the sequence will last.

• BER Count Register (**BCR**) - Contains the number of counted errors. When the error count reaches Hex FFFF, the bit error counter will stop so that it will not overflow. Consequently the BER Count Register will also stop at FFFF. The CBER bit in the Control Register is used to reset the bit error counter and the BER Count Register.

As described above, the SBER bit in the control register controls the BER transmitter and receiver. To carry out the BER test, users should set the SBER bit to zero to disable the BER transmitter during the programming of the connection memory for the BER test. When the BER transmitter is disabled, the transmitter output is all ones. Hence any output channel whose connection memory has been programmed to BER test mode will also output all ones. Upon the completion of programming the connection memory for the BER test, set the SBER bit to one to start the BER transmitter and receiver for the BER testing. They must be allowed to run for several frames (2 frames plus the network delay between STo and STi) before the BER receiver can correctly identify errors in the pattern. Thus after this time the bit error counter should be reset by using the CBER bit in the Control Register - set CBER to one then back to zero. From now on, the count will be the actual number of errors which occurred during the test. The count will stop at FFFF and the counter will not increment even if more errors occurred.

2.7 Quadrant frame programming

By programming the input stream control registers (SICR0 to 15), users can divide 1 frame of input data into 4 quadrant frames and can force the Least Significant Bit (LSB, bit 0 in Figure 7 on page 18) of every input channel in these quadrants into "1" for the bit robbed signaling purpose. The 4 quadrant frames are defined as shown in Table 9.

Data Rate	Quadrant 0	Quadrant 1	Quadrant 2	Quadrant 3
2.048 Mbps	Ch 0 to 7	Ch 8 to 15	Ch 16 to 23	Ch 24 to 31
4.096 Mbps	Ch 0 to 15	Ch 16 to 31	Ch 32 to 47	Ch 48 to 63
8.192 Mbps	Ch 0 to 31	Ch 32 to 63	Ch 64 to 95	Ch 96 to 127

Table 9 - Definition of the Four Quadrant Frames

When a quadrant frame enable bit (STIN#QEN0, STIN#QEN1, STIN#QEN2 or STIN#QEN3) is set to high, the LSB of every input channels in the quadrant is forced to "1". See Table 10 to Table 13 for details:

STIN#QEN0	Action
1	Replace LSB of every channel in Quadrant 0 with "1"
0	No bit replacement occurs in Quadrant 0

Table 10 - Quadrant Frame 0 LSB Replacement

STIN#QEN1	Action
1	Replace LSB of every channel in Quadrant 1 with "1"
0	No bit replacement occurs in Quadrant 1

Table 11 - Quadrant Frame 1 LSB Replacement

STIN#QEN2	Action
1	Replace LSB of every channel in Quadrant 2 with "1"
0	No bit replacement occurs in Quadrant 2

Table 12 - Quadrant Frame 2 LSB Replacement

STIN#QEN3	Action
1	Replace LSB of every channel in Quadrant 3 with "1"
0	No bit replacement occurs in Quadrant 3

Table 13 - Quadrant Frame 3 LSB Replacement

2.8 Microprocessor Port

The device supports the non-multiplexed microprocessor. The microprocessor port consists of a 16-bit parallel data bus (D0 to 15), a 12-bit address bus (A0 to 11) and four control signals (CS, DS, R/W and DTA). The parallel microprocessor port provides fast access to the internal registers, the connection and the data memories.

The 512 connection memory locations can be read or written via the 16-bit microprocessor port. On the other hand, the 512 data memory locations can only be read (but not written) from the microprocessor port.

For the connection memory write operation, D0 to 11 of the data bus will be used and D12 to 15 are ignored (D12 to 15 should be driven low). For the connection memory read operation, D0 to D11 will be used and D12 to D15 will output zeros. For the data memory read operation, D0 to D7 will be used and D8 to D15 will output zeros.

See Table 32 on page 64 for the address mapping of the data memory. Refer to Figure 47 on page 79 for the microprocessor port timing.

2.9 Digital Phase-Locked Loop (DPLL) Operation

The DPLL meets the requirements of Telcordia GR-1244-CORE Stratum 4 specifications (Stratum 4). It can be set into one of three operating modes: Master, Freerun or Bypass.

The input streams STi0-15 are always sampled with the ST-BUS input clock CKi. The ST-BUS input frame pulse FPi denotes the input frame boundary. The objective of the DPLL is to generate the high-speed internal clock MCKTDM (see Figure 25 on page 34). MCKTDM provides timing for the TDM switching function and timing for the ST-BUS outputs. (In this context CKo0-2, FPo0-2, STo0-15 and STOHZ0-15 are collectively known as the ST-BUS outputs.)

- In Master mode, the DPLL synchronizes to the input timing reference to generate the internal clock MCKTDM. Typically the timing reference is from the network. The DPLL provides jitter attenuation function. The Master mode ST-BUS output clocks and frame pulses are synchronized to the network reference and can be used as a system's ST-BUS timing source.
- In Freerun mode, the DPLL is not synchronized to the timing reference. It synthesizes the internal clock MCKTDM based on the oscillator clock. Typically Freerun mode is used when a system's timing is independent of the network. In that case, the Freerun mode ST-BUS output clocks and frame pulses must be used as the system's ST-BUS timing source.
- In Bypass mode, the DPLL is completely bypassed. The Analog Phase-Locked Loop (APLL) synchronizes to the ST-BUS input clock CKi to generate the internal clock MCKTDM. Bypass mode is used when the system's ST-BUS timing is supplied by another device, e.g. another ZL50011 in Master mode.

Table 14 shows the three operating modes of the DPLL. The DPLL is controlled by the DOM (DPLL Operation Mode) register and bit 14 of the Control Register (CR). The DPLL's status is reported in the DPLL House Keeping Register (DHKR). The DPOA (DPLL Output Adjustment) register advances or delays the ST-BUS outputs with respect to the reference. These registers are described in Table 16 on page 47 for CR, Table 21 on page 52 for DOM, Table 22 on page 53 for DOA, and Table 23 on page 53 for DHKR.

Bit 14 of CR	Bit 0 of DOM	Mode
0	0	Master mode
0	1	Freerun mode
1	1 or 0	Bypass mode

Table 14 - DPLL Operating Mode Settings

The DPLL intrinsic jitter is 6.25 ns peak to peak. In Master and Freerun modes, the DPLL intrinsic jitter will be added onto the ST-BUS outputs. In Bypass mode, the DPLL is completely bypassed and the DPLL intrinsic jitter will not be added to the ST-BUS outputs.

2.9.1 DPLL Master Mode

DPLL Master mode is selected by the setting shown in Table 14. Asserting the RESET pin low will also put the DPLL into Master mode since RESET clears all the registers. In Master mode, the DPLL generates the MCKTDM clock synchronized to the timing reference and provides jitter attenuation. MCKTDM provides timing for the TDM switching function and for the ST-BUS outputs. Hence the Master mode ST-BUS output clocks and frame pulses are synchronized to the reference and can be used to provide a system's ST-BUS timing.

The DPLL has access to an independent external reference at the REF input pin. Typically REF is from the network. Alternatively, REF can be replaced by an internal 8 kHz signal (CKi/FPi) derived from the $\overline{\text{CKi}}$ and $\overline{\text{FPi}}$ inputs.

The nominal frequency of the REF input can be programmed to be either 8 kHz, 1.544 MHz or 2.408 MHz via the FP1-0 bits of the DOM register. When the internal 8 kHz signal CKi/FPi is selected as the reference instead of REF, the FP1-0 bits must be set to 00.

The DPLL operates on the rising edge of the selected reference. The polarity of the REF input can be inverted via the PINV bit of the DOM register.

The selected reference (either REF or CKi/FPi) is continuously monitored. Its validity is reported in the PFD bit of the DHKR register.

The ST-BUS outputs (CK00-2, FP00-2, ST00-15 and STOHZ0-15) can be shifted to lead (advancement) or lag (delay) the reference. The DPOA register provides this adjustment. Coarse lead or lag adjustment is programmed via the POS6-0 bits, while fine delay (lag) control is via the SKC2-0 bits.

2.9.2 DPLL Freerun Mode

DPLL Freerun mode is selected by the setting in Table 14. In Freerun mode, the DPLL is not synchronized to the reference. The DPLL synthesizes the internal clock MCKTDM very accurately. MCKTDM provides timing for the TDM switching function and for the ST-BUS outputs. Since the DPLL is not synchronized to the reference, the ST-BUS outputs are also not synchronized to the reference.

The DPLL can switch to the Freerun mode at any time. Freerun mode is typically used when a master clock source is required, or immediately following system power-up before network synchronization is achieved. If a ZL50011 is to be operated exclusively in Freerun mode, then its ST-BUS output clock and frame pulse must be used as the ST-BUS input clock and frame pulse to all TDM devices in the system, including the device itself.

2.9.3 DPLL Bypass Mode

DPLL Bypass mode is selected by setting high bit 14 of the Control Register (CR), as shown in Table 14. The DPLL is completely bypassed and the APLL takes its input from CKi instead of the oscillator. The APLL multiplies the ST-BUS input clock CKi with an appropriate frequency multiplication factor to generate the internal clock MCKTDM.

MCKTDM is synchronized to CKi. MCKTDM provides timing for the TDM switching function and for the ST-BUS outputs. Hence the ST-BUS outputs are synchronized to CKi. The DPLL intrinsic jitter will not be added onto the ST-BUS outputs because the DPLL is completely bypassed.

In this mode, the APLL takes its input from CKi instead of the oscillator. If the device is to be used in this mode only, external 20 MHz oscillator is not required, but the XTALi pin should still get a valid clock signal so that the device can be initialized. The easiest way is to tie the CKi clock to the XTALi pin. The XTALo pin must be left unconnected.

Bypass mode is used when another device, such as another ZL50011 in Master mode, is providing system timing.

2.10 DPLL Functional Description

Figure 25 shows the functional block diagram of the DPLL. Major functional blocks are described in the following sections. When the DPLL is in Master or Freerun mode, the APLL input is C20i from the oscillator and the APLL multiplies C20i to generate the DPLL master clock MCKDPLL.




Figure 25 - DPLL Functional Block Diagram

2.10.1 CKi/FPi Synchronizer and REF Select Mux

The ST-BUS input frame pulse $(\overline{\text{FPi}})$ is sampled with the ST-BUS input clock $(\overline{\text{CKi}})$ inside the CKi/FPi synchronizer to create the 8 kHz reference CKi/FPi. Either CKi/FPi or REF is selected by the reference select bit (P_{REFSEL}) in the DOM register) as the REF_INT input to the Skew Control Circuit.

2.10.2 Skew Control Circuit




Figure 26 - Skew Control Circuit Diagram

The Skew Control circuit delays the selected reference input with an 8 tap tapped delay line (see Figure 26). The nominal delay between taps is 1.9 ns. Thus the selected reference can be delayed by 0 to 13.3 ns in steps of 1.9 ns (0 to 7 steps). The output tap is selected by SKEW_CONTROL which corresponds to the SKC2-0 bits of the DPLL Output Adjustment (DPOA) register. Skewing the reference will cause the feedback signal in the PLL block (FEEDBACK in Figure 27 on page 36) to be delayed by the skew amount with respect to the original reference. This will cause the DPLL output to be delayed by the skew amount. Hence the ST-BUS outputs will be delayed by the skew amount.

2.10.3 Reference Monitor Circuit

The Reference Monitor circuit continuously monitors the selected reference and reports the reference's validity. The output signal is FAIL_REF which is available at the DHKR register PFD bit. A logic high indicates that the reference has become invalid. The validity criteria depends on the frequency programmed for the reference. The reference must meet all criteria applicable to its frequency, which are:

- The "minimum 90 ns" check is performed regardless of the programmed frequency. Both the logic high and low duration of the reference must be at least 90 ns.
- The "period in specified range" check is performed regardless of the programmed frequency. Each period must be within a range. For 1.544 MHz and 2.048 MHz, the range is 1-1/4 to 1+1/4 nominal period. For 8 kHz, the range is 1-1/32 to 1+1/32 nominal period.
- If the programmed frequency is 1.544 MHz or 2.048 MHz, the "64 periods in specified range" check will be performed. The time taken for 64 consecutive cycles must be between 62 and 66 periods of the programmed frequency.

2.10.4 Phase-Locked Loop (PLL) Circuit

As shown in Figure 27, the PLL circuit consists of a Phase Detector, Phase Offset Adder, Phase Slope Limiter, Loop Filter, Digitally Controlled Oscillator, Divider and Frequency Select Mux.




Figure 27 - Block Diagram of the PLL Module

<u>Phase Detector</u> - The Phase Detector compares the reference signal from the Skew Control circuit (REF) with the FEEDBACK signal from the Frequency Select Mux. It provides an error signal corresponding to the phase difference between the signals' rising edges. This error signal is passed to the Phase Offset Adder.

<u>Phase Offset Adder</u> - The Phase Offset Adder adds the PHASE_OFFSET word (POS6-0 bits of the DPOA register) to the error signal from the Phase Detector to create the final phase error. This value is passed to the Phase Slope Limiter. The phase offset word (POS6-0) can be positive or negative. Since the PLL will stabilize to a situation where the average Phase Offset Adder output is zero, a non-zero phase offset word will result in a static phase offset between the input and output of the DPLL.

The phase offset word is a 7 bit 2's complement value. If the selected input reference is 8 kHz or 2.048 MHz, the step size of the static phase offset is 15.2 ns. The static phase offset can be set between -0.96 μ s and +0.97 μ s. If the selected input reference is 1.544 MHz, the step size is 20.2 ns and the static phase offset can be set between -1.27 μ s and +1.29 μ s.

The resolution of the Skew Control circuit is 1.9 ns. Its effect is additional to that of the phase offset word. Thus using the Skew Control bits (SKC2-0 of the DPOA register) together with the phase offset word, users can set a total static phase offset between -0.96 μ s and +0.99 μ s if the selected input reference is either 8 kHz or 2.048 MHz. If the selected reference is 1.544 MHz, the total static phase offset can be between -1.27 μ s and +1.30 μ s.

<u>Phase Slope Limiter</u> - The Phase Slope Limiter receives the error signal from the Phase Offset Adder and ensures that the DPLL output responds to all input transient conditions with an output phase slope below a preset limit. The limit is based upon telecom standards requirements.

<u>Loop Filter</u> - The Loop Filter is similar to a first order low pass filter with a 1.52 Hz cutoff frequency for all 3 reference frequency selections (8 kHz, 1.544 MHz or 2.048 MHz). This filter defines the jitter transfer characteristic of the DPLL.

<u>Digitally Controlled Oscillator (DCO)</u> - In Master mode, the DCO generates a high-speed digital clock output whose frequency is modulated by the frequency offset value from the Loop Filter. The offset value represents the limited and filtered phase error between the input reference and the DCO feedback signal. Based on the offset value the DCO generates an output clock which is synchronized to the selected input reference. The DCO output is the MCKTDM clock in Figure 25 on page 34 and Figure 27 on page 36. MCKTDM provides timing for the TDM switching function, and timing for the ST-BUS outputs.

When the DPLL is in Freerun mode, the frequency offset is ignored and the DCO is free running at its preset center frequency.

<u>Divider</u> - The Divider divides down the DCO output frequency. The following signals are generated:

- C2M (a 2.048 MHz clock)
- C1M5 (a 1.544 MHz clock)
- FRAME (an 8 kHz frame pulse)

One of these signals is selected as the PLL feedback reference signal by the Frequency Select Mux circuit. The clocks have 50% nominal duty cycle. FRAME is a 122 ns wide negative frame pulse. The duty cycle of the clocks are not affected by the crystal oscillator duty cycle. Since these signals are generated from a common signal inside the DPLL, the frame pulse and clock outputs are always locked to one another. They are also locked to the selected input reference when the DPLL is in lock.

<u>Frequency Select Mux</u> - According to the selected input reference of the DPLL, this multiplexer will select the appropriate divider output C2M, C1M5 or FRAME as the feedback signal in the PLL circuit.

2.11 DPLL Performance

The following are some synchronizer performance indicators and their definitions. The performance of the DPLL is also indicated.

2.11.1 Intrinsic Jitter

Intrinsic jitter is the jitter produced by a synchronizer and is measured at its output. It is measured by applying a jitter free reference signal to the input of the device, and measuring its output jitter. Intrinsic jitter may also be measured when the device is in a non-synchronizing mode, such as free running or holdover, by measuring the output jitter of the device. Intrinsic jitter is usually measured with various band-limiting filters depending on the applicable standards.

Intrinsic jitter is applicable only in Master and Freerun modes since in Bypass mode the DPLL is completely bypassed.

The DPLL's intrinsic jitter is 6.25 ns peak to peak. The intrinsic jitter will be added to the ST-BUS outputs CKo0-2, FPo0-2, STo0-15 and STOHZ0-15. Since the DPLL master clock (MCKDPLL) comes from the on chip APLL which is driven by the oscillator, any jitter on the oscillator will be added unattenuated onto the intrinsic jitter.

2.11.2 DPLL Jitter Tolerance

Jitter tolerance is a measure of the ability of a PLL to operate properly without cycle slips (i.e., remain in lock and/or regain lock in the presence of large jitter magnitudes at various jitter frequencies) when jitter is applied to its reference. The applied jitter magnitude and the jitter frequency depends on the applicable standards.

The DPLL's jitter tolerance meets Telcordia GR-1244-CORE DS1 reference input jitter tolerance requirements.

2.11.3 Jitter Transfer

Jitter transfer or jitter attenuation refers to the magnitude of jitter at the output of a device for a given amount of jitter at the input of the device. Input jitter is applied at various amplitudes and frequencies, and output jitter is measured with various filters depending on the applicable standards.

Since intrinsic jitter is always present, jitter attenuation will appear to be lower for small input jitter signals than for large ones. Consequently, accurate jitter transfer function measurements are usually made with large input jitter signals (e.g., 75% of the specified maximum jitter tolerance).

The DPLL's jitter transfer characteristic is determined by the internal 1.52 Hz low pass Loop Filter and the Phase Slope Limiter. The DPLL is a second order, Type 2 PLL. Figure 28 on page 38 shows the DPLL jitter transfer characteristic over a wide range of frequencies, while Figure 29 on page 39 expands the portion of Figure 28 around the 0 dB jitter transfer region. The jitter transfer function can be described as a low pass filter to 1.52 Hz, -20 dB/decade, with peaking less then 0.5 dB.

2.11.4 Frequency Accuracy

Frequency accuracy is defined as the absolute tolerance of an output clock when the synchronizer is not locked to an external reference, but is in a free running mode.

In Freerun mode, the DPLL is not synchronized to any reference. The DPLL provides output clocks and frame pulses based on the DPLL master clock. The PLL block's DCO circuit ignores its frequency offset input and free runs at its center frequency. Because of the granularity of the center frequency control value, the DCO free run frequency is -0.03 ppm off the ideal frequency. The DCO is clocked by the DPLL master clock MCKDPLL. The APLL generates the DPLL master clock from the oscillator. Thus the DPLL free run accuracy is affected by the oscillator accuracy. The DPLL free run accuracy is -0.03 ppm plus the accuracy of the oscillator.




Figure 28 - DPLL Jitter Transfer Function Diagram - Wide Range of Frequencies




Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram)

2.11.5 Locking Range

The locking range is the input frequency range over which the DPLL must be able to pull into synchronization and to maintain the synchronization. The locking range is defined by the Loop Filter circuit and is equal to +/- 298 ppm.

Note that the locking range is related to the oscillator frequency. If the oscillator frequency is -100 ppm, the whole locking range also shifts by -100 ppm downwards to become -398 ppm to +198 ppm.

2.11.6 Phase Slope

The phase slope, or phase alignment speed, is the rate at which a given signal changes phase with respect to an ideal signal. The given signal is typically the output signal. The ideal signal is of constant frequency and is nominally equal to the value of the final output signal or final input signal. Many telecom standards state that the phase slope may not exceed a certain value, usually 81 ns/1.327 ms (61 ppm). This can be achieved by limiting the phase detector output to 61 ppm or less.

For the DPLL, the Phase Slope Limiter circuit limits the maximum phase slope to 56 ppm or 7 ns/125 μ s. The phase slope limit meets Telcordia GR-1244-CORE requirements.

2.11.7 Phase Lock Time

The Phase Lock Time is the time it takes a synchronizer to phase lock to the input signal. Phase lock occurs when the input and the output signals are not changing in phase with respect to each other (not including jitter).

Lock time is very difficult to determine because it is affected by many factors which include:

- i) initial input to output phase difference
- ii) initial input to output frequency difference
- iii) PLL loop filter
- iv) PLL limiter

Although a short phase lock time is desirable, it is not always achievable due to other synchronizer requirements. For instance, better jitter transfer performance is obtained with a lower frequency loop filter which increases lock time; and better (smaller) phase slope performance (limiter) will increase lock time.

The DPLL loop filter and limiter have been optimized to meet the Telcordia GR-1244-CORE jitter transfer and phase alignment speed requirements. If the frequency of the DPLL internal feedback signal is -50 ppm and the frequency of the input reference is +50 ppm, then the phase lock time is typically 15 seconds. However, in a device power up situation, phase lock time can be up to 50 seconds. The phase lock time meets Telcordia GR-1244-CORE Stratum 4 requirements.

2.12 Alignment Between Input and Output Frame Pulses

When the device is in DPLL Master mode, and CKi/FPi is the selected input reference and has no jitter, then the ST-BUS output frame pulses align very closely to the ST-BUS input frame pulse. See Figure 39 on page 72 for details. (The alignment shown is for when all bits in the DPOA register are 0.) If the CKi/FPi reference has jitter, the output frame pulses will still align to the input frame pulse but the offset value is a function of the input jitter.

When the device is in DPLL Master mode, and the selected input reference is **not** CKi/FPi, then the output frame pulses have no relationship with respect to the input frame pulse. In this case, the device's output frame pulse(s) must be used as the frame pulse(s) for the system, which means that the output frame pulse(s) will be supplied as the input frame pulse to all devices, including the device itself.

When the device is in DPLL Bypass Mode, the output frame pulses align closely to the input frame pulse. See Figure 39 for details.

3.0 Oscillator Requirements

In DPLL Master and Freerun modes, the APLL module requires a 20 MHz clock source at the XTALi pin. The 20 MHz clock can be generated by connecting an external crystal oscillator to the XTALi and XTALo pins, or by connecting an external clock oscillator to the XTALi pin.

If the device is to be used in DPLL Bypass mode only, external 20 MHz oscillator is not required, but the XTALi pin should still get a valid clock signal so that the device can be initialized. The easiest way is to tie the CKi clock to the XTALi pin. The XTALo pin must be left unconnected.

3.1 External Crystal Oscillator

A complete external crystal oscillator circuit made up of a crystal, resistor and capacitors is shown in Figure 30.




Figure 30 - Crystal Oscillator Circuit

The accuracy of a crystal oscillator circuit depends on the crystal tolerance as well as the load capacitance tolerance. Typically, for a 20 MHz crystal specified with a 32 pF load capacitance, each 1 pF change in load capacitance contributes approximately 9 ppm to the frequency deviation. Consequently, capacitor tolerances, and stray capacitances have a major effect on the accuracy of the oscillator frequency.

The trimmer capacitor may be used to compensate for capacitive effects. If accuracy is not a concern, then the trimmer may be removed, the 39 pF capacitor may be increased to 56 pF, and a wider tolerance crystal may be substituted.

The crystal should be a fundamental mode type - not an overtone. The fundamental mode crystal permits a simpler oscillator circuit with no additional filter components and is less likely to generate spurious responses. The crystal accuracy only affects the output clock accuracy in the freerun mode. The crystal specification is as follows.

e.g., R1B23B32-20.0 MHz

(20 ppm absolute, ± 6 ppm 0C to 50C, 32 pF, 25 Ω)

3.2 External Clock Oscillator

When an external clock oscillator is used, numerous parameters must be considered. This includes absolute frequency, frequency change over temperature, output rise and fall times, output levels and duty cycle.

For applications requiring ±32 ppm clock accuracy, the following clock oscillator module may be used:

FOX F7C-2E3-20.0 MHz Frequency: 20 MHz

Tolerance: 25 ppm 0C to 70C

Rise & Fall Time: 10 ns (0.33 V 2.97 V 15 pF)

Duty Cycle: 40% to 60%

The output clock should be connected directly (not AC coupled) to the XTALi input of the device, and the XTALo output should be left open as shown in Figure 31.




Figure 31 - External Clock Oscillator Circuit

4.0 Device Reset and Initialization

The RESET pin is used to reset the device. When the pin is low, it synchronously puts the device in its reset state. It disables the STO0 - 15 outputs, drives the STOHZ 0 - 15 outputs to high, clears the device registers and the internal counters.

Upon power up, the device should be initialized as follows:

- Set ODE pin to low to disable the STo0-15 output and to drive the STOHZ 0-15 to high.
- Set the TRST pin to low to disable the JTAG TAP controller.
- Reset the device by pulsing the RESET pin to low for longer than 1 ms.
- After releasing the RESET pin from low to high, wait for 600µs for the APLL module and the crystal oscillator to be stabilized before starting the first microprocessor port access cycle.
- Program the register to define the frequency of the CKi input.
- Wait for $600\mu s$ for the APLL module to be stabilized before starting the next microprocessor port access cycle.
- Configure the DPLL. After a device reset, the DPLL defaults are: Master mode, reference is REF pin input at 8 kHz, REF polarity is not inverted.
- If DPLL Master mode is selected, wait 50 seconds for the DPLL to synchronize to the reference.
- Use the memory block programming mode to initialize the connection memory.
- Release the ODE pin to high after the connection memory is programmed such that bus contention will not occur at the serial stream outputs STo0-15.

5.0 JTAG Support

The ZL50011 JTAG interface conforms to the Boundary-Scan IEEE1149.1 standard. The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller.

5.1 Test Access Port (TAP)

The Test Access Port (TAP) accesses the ZL50011 test functions. It consists of 3 input pins and 1 output pin as follows:

- **Test Clock Input (TCK)** TCK provides the clock for the test logic. The TCK does not interfere with any on-chip clock and thus remains independent in the functional mode. The TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.
- Test Mode Select Input (TMS) The TAP Controller uses the logic signals received at the TMS input to control test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to Vdd when it is not driven from an external source.
- Test Data Input (TDi) Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled to Vdd when it is not driven from an external source.
- Test Data Output (TDo) Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out towards the TDO. The data out of the TDO is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDO driver is set to a high impedance state.
- Test Reset (TRST) Resets the JTAG scan structure. This pin is internally pulled to Vdd when it is not driven from an external source.

5.2 Instruction Register

The ZL50011 uses the public instructions defined in the IEEE 1149.1 standard. The JTAG Interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the TAP Controller is in its shifted-IR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDI and TDO during data register scanning.

5.3 Test Data Register

As specified in IEEE 1149.1, the ZL50011 JTAG Interface contains three test data registers:

- The Boundary-Scan Register The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the ZL50011 core logic.
- The Bypass Register The Bypass register is a single stage shift register that provides a one-bit path from TDI to its TDO.
- The Device Identification Register The JTAG device ID for the ZL50011 is 0C35B14B_H.

Version<31:28>: 0000

Part No. <27:12>: 1100 0011 0101 1011

Manufacturer ID<11:1>: 0001 0100 101

LSB<0>: 1

5.4 BSDL

A BSDL (Boundary Scan Description Language) file is available from Zarlink Semiconductor to aid in the use of the IEEE 1149 test interface.

6.0 Register Address Mapping

External Address A11 - A0	CPU Access	Register
000 _H	R/W	Control Register, CR
001 _H	R/W	Internal Mode Selection, IMS
010 _H	R/W	BER Start Receive Register, BSRR
011 _H	R/W	BER Length Register, BLR
012 _H	Read Only	BER Count Register, BCR
030 _H	R/W	DPLL Operation Mode, DOM
031 _H	R/W	DPLL Output Adjustment, DPOA
032 _H	Read Only	DPLL House Keeping Register, DHKR
100 _H	R/W	Stream0 Input Control Register, SICR0
101 _H	R/W	Stream0 Input Delay Register, SIDR0
102 _H	R/W	Stream1 Input Control Register, SICR1
103 _H	R/W	Stream1 Input Delay Register, SIDR1
104 _H	R/W	Stream2 Input Control Register, SICR2
105 _H	R/W	Stream2 Input Delay Register, SIDR2
106 _H	R/W	Stream3 Input Control Register, SICR3
107 _H	R/W	Stream3 Input Delay Register, SIDR3
108 _H	R/W	Stream4 Input Control Register, SICR4
109 _H	R/W	Stream4 Input Delay Register, SIDR4
10A _H	R/W	Stream5 Input Control Register, SICR5
10B _H	R/W	Stream5 Input Delay Register, SIDR5
10C _H	R/W	Stream6 Input Control Register, SICR6
10D _H	R/W	Stream6 Input Delay Register, SIDR6
10E _H	R/W	Stream7 Input Control Register, SICR7
10F _H	R/W	Stream7 Input Delay Register, SIDR7
110 _H	R/W	Stream8 Input Control Register, SICR8
111 _H	R/W	Stream8 Input Delay Register, SIDR8
112 _H	R/W	Stream9 Input Control Register, SICR9
113 _H	R/W	Stream9 Input Delay Register, SIDR9
114 _H	R/W	Stream10 Input Control Register, SICR10
115 _H	R/W	Stream10 Input Delay Register, SIDR10
116 _H	R/W	Stream11 Input Control Register, SICR11

Table 15 - Address Map for Device Specific Registers

External Address A11 - A0	CPU Access	Register
117 _H	R/W	Stream11 Input Delay Register, SIDR11
118 _H	R/W	Stream12 Input Control Register, SICR12
119 _H	R/W	Stream12 Input Delay Register, SIDR12
11A _H	R/W	Stream13 Input Control Register, SICR13
11B _H	R/W	Stream13 Input Delay Register, SIDR13
11C _H	R/W	Stream14 Input Control Register, SICR14
11D _H	R/W	Stream14 Input Delay Register, SIDR14
11E _H	R/W	Stream15 Input Control Register, SICR15
11F _H	R/W	Stream15 Input Delay Register, SIDR15
200 _H	R/W	Stream0 Output Control Register, SOCR0
201 _H	R/W	Stream0 Output Delay Register, SOOR0
202 _H	R/W	Stream1 Output Control Register, SOCR1
203 _H	R/W	Stream1 Output Delay Register, SOOR1
204 _H	R/W	Stream2 Output Control Register, SOCR2
205 _H	R/W	Stream2 Output Delay Register, SOOR2
206 _H	R/W	Stream3 Output Control Register, SOCR3
207 _H	R/W	Stream3 Output Delay Register, SOOR3
208 _H	R/W	Stream4 Output Control Register, SOCR4
209 _H	R/W	Stream4 Output Delay Register, SOOR4
20A _H	R/W	Stream5 Output Control Register, SOCR5
20B _H	R/W	Stream5 Output Delay Register, SOOR5
20C _H	R/W	Stream6 Output Control Register, SOCR6
20D _H	R/W	Stream6 Output Delay Register, SOOR6
20E _H	R/W	Stream7 Output Control Register, SOCR7
20F _H	R/W	Stream7 Output Delay Register, SOOR7
210 _H	R/W	Stream8 Output Control Register, SOCR8
211 _H	R/W	Stream8 Output Delay Register, SOOR8
212 _H	R/W	Stream9 Output Control Register, SOCR9
213 _H	R/W	Stream9 Output Delay Register, SOOR9
214 _H	R/W	Stream10 Output Control Register, SOCR10
215 _H	R/W	Stream10 Output Delay Register, SOOR10
216 _H	R/W	Stream11 Output Control Register, SOCR11

Table 15 - Address Map for Device Specific Registers

External Address A11 - A0	CPU Access	Register
217 _H	R/W	Stream11 Output Delay Register, SOOR11
218 _H	R/W	Stream12 Output Control Register, SOCR12
219 _H	R/W	Stream12 Output Delay Register, SOOR12
21A _H	R/W	Stream13 Output Control Register, SOCR13
21B _H	R/W	Stream13 Output Delay Register, SOOR13
21C _H	R/W	Stream14 Output Control Register, SOCR14
21D _H	R/W	Stream14 Output Delay Register, SOOR14
21E _H	R/W	Stream15 Output Control Register, SOCR15
21F _H	R/W	Stream15 Output Delay Register, SOOR15

Table 15 - Address Map for Device Specific Registers

7.0 Detail Register Description

External Read/Write Address: 000H Reset Value: 0000_H 15 14 12 11 10 9 8 7 6 5 4 3 2 0 FBD SLV FBD CKIN CKIN CKIN CKFP CKFP CKFP **CBER** SBER MBPE OSB MS2 MS1 MS0 MODE ΕN Bit Name Description 15 FBD-Frame Boundary Determination Mode Select. When either the FBDEN or FBDMODE bit is set low, the frame boundary discriminator MODE (FBD) is disabled. When both the FBDEN and FBDMODE bits are set HIGH, the frame discriminator (FBD) is enabled. The device will have 20 ns of input clcok jitter tolerance (on CKi and FPi) when the FBD is enabled. By default, the FBDEN and FBDMODE bits are Low. Both the FBDEN and FBDMODE bits should be set HIGH during normal operation. 14 SLV **DPLL Bypass Mode Enable.** When this bit is zero, the DPLL is in Master or Freerun mode. When this bit is high, the DPLL is in Bypass mode. 13 **FBDEN** Frame Boundary Determinator Enable. When either the FBDEN or FBDMODE bit is set low, the frame boundary discriminator (FBD) is disabled. When both the FBDEN and FBDMODE bits are set HIGH, the frame discriminator (FBD) is enabled. The device will have 20ns of input clcok jitter tolerance (on CKi and FPi) when the FBD is enabled. By default, the FBDEN and FBDMODE bits are Low. Both the FBDEN and FBDMODE bits should be set HIGH during normal operation. Input ST Bus Clock (CKi) and Frame Pulse (FPi) Selection. 12 - 10CKIN2-0 **CKIN2 - 0** FPi Low Cycle CKi 16.384 MHz 000 61 ns 001 122 ns 8.192 MHz 010 4.096 MHz 244 ns 011 - 111 Reserved 9 CKFP2 Output ST Bus clock CKo2 and frame pulse FPo2 Selection. When this bit is low, CKo2 is 32.768 MHz clock and FPo2 is 30 ns wide frame pulse When this bit is high, CKo2 is 16.384 MHz clock and FPo2 is 61 ns wide frame pulse 8 CKFP1 Output ST Bus clock CKo1 and frame pulse FPo1 Selection. When this bit is low. CKo1 is 16.384 MHz clock and FPo1 is 61 ns wide frame pulse When this bit is high, CKo1 is 8.192 MHz clock and FPo1 is 122 ns wide frame pulse 7 CKFP0 Output ST Bus clock CKo0 and frame pulse FPo0 Selection. When this bit is low, CKo0 is 4.096 MHz clock and FPo0 is 244 ns wide frame pulse When this bit is high, CKo0 is 8.192 MHz clock and FPo0 is 122 ns wide frame pulse

Table 16 - Control Register (CR) Bits

	Value:	0000 _H		ess: 00	0 _H										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FBD MODE	SLV	FBD EN	CKIN 2	CKIN 1	CKIN 0	CKFP 2	CKFP 1	CKFP 0	CBER	SBER	MBPE	OSB	MS2	MS1	MS0
Bit	Na	me						De	scription	on					
6	CE	BER	and	the cor	itent o				s bit is hi ister (B0	•					
5	SE	BER	rece	iver; st	arts the	e bit erro	or rate t	est. The	is high, e bit erro he BER	or test r	esult is	kept ii	n the b		
4	ME	3PE	blocl	k progr	ammir	ig mode	is enal	oled to p	When the rogram mming r	Bit 0 to	2 of th	e con			
3	0	SB							To0 - 15 a of the s				serial o	utputs.	The
						RESET Pin	ODE Pin	OSB Bit	STo0-	15	STOHZ 0	-15			
								Dit							
						0	Х	X	HiZ		Driven H	igh			
						0	X 0		HiZ HiZ		Driven H Driven H	_			
								X				igh			
						1	0	X	HiZ		Driven H	igh igh			
2 - 0	MS	S2-0	Mem	nory Se	elect E	1 1 1	0 1 1	X X 0 1	HiZ HiZ	е	Driven H Driven H Active	igh igh	ry or d	ata me	emory
2 - 0	MS	S2-0	Mem	nory Se		1 1 1	0 1 1 se bits a	X X 0 1	HiZ HiZ Activ	е	Driven H Driven H Active	igh igh	ry or d	ata me	emory
2 - 0	MS	S2-0	Men	nory Se		1 1 1 3it. Thes MS2 - 0	0 1 1 se bits a	X X 0 1	HiZ HiZ Activ	e ct conr	Driven H Driven H Active	igh igh memo	ry or d	ata me	emory
2 - 0	MS	62-0	Men	nory Se		1 1 1 8it. Thes	0 1 1 se bits a	X X 0 1	HiZ HiZ Activ	ct conr	Driven H Driven H Active nection r ection r Read/	igh igh memo	ry or d	ata me	emory

Table 16 - Control Register (CR) Bits (continued)

External Read/Write Address: 001_H Reset Value: 0000_H 7 5 3 2 0 13 11 9 6 4 15 14 12 10 BPD 2 BPD 0 0 0 CKINP FPINP CK2P FP2P CK1P FP1P CK0P FP0P BPD MBPS

Bit	Name	Description
15 - 12	Unused	Reserved. In normal functional mode, these bits MUST be set to zero.
11	CKINP	ST Bus Clock Input (CKi) Polarity. When this bit is low, the CKi falling edge aligns with the frame boundary. When this bit is high, the CKi rising edge aligns with the frame boundary.
10	FPINP	Frame Pulse Input (FPi) Polarity. When this bit is low, the input frame pulse FPi should have the negative frame pulse format. When this bit is high, the input frame pulse FPi should have the positive frame pulse format.
9	CK2P	ST Bus Clock Output (CKo2) Polarity. When this bit is low, the output clock CKo2 falling edge aligns with the frame boundary. When this bit is high, the output clock CKo2 rising edge aligns with the frame boundary.
8	FP2P	Frame Pulse Output (FPo2) Polarity. When this bit is low, the output frame pulse FPo2 has the negative frame pulse format. When this bit is high, the output frame pulse FPo2 has the positive frame pulse format.
7	CK1P	ST Bus Clock Output (CKo1) Polarity. When this bit is low, the output clock CKo1 falling edge aligns with the frame boundary. When this bit is high, the output clock CKo1 rising edge aligns with the frame boundary.
6	FP1P	Frame Pulse Output (FPo1) Polarity. When this bit is low, the output frame pulse FPo1 has the negative frame pulse format. When this bit is high, the output frame pulse FPo1 has the positive frame pulse format.
5	СК0Р	ST Bus Clock Output (CKo0) Polarity. When this bit is low, the output clock CKo0 falling edge aligns with the frame boundary. When this bit is high, the output clock CKo0 rising edge aligns with the frame boundary.
4	FP0P	Frame Pulse Output (FPo0) Polarity. When this bit is low, the output frame pulse FPo0 has the negative frame pulse format. When this bit is high, the output frame pulse FPo0 has the positive frame pulse format.
3 - 1	BPD2 - 0	Block Programming Data: These bits refer to the value to be loaded into the connection memory. Whenever the memory block programming feature is activated. After the MBPE bit in the control register is set to high and the MBPS bit is set to high, the contents of the bits BPD0 to BPD2 are loaded into Bit 0 to Bit 2 of the connection memory. Bit 3 to Bit 11 of the connection memory are zeroed.

Table 17 - Internal Mode Selection (IMS) Register Bits

Reset V	alue: 00	00 _H												
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 0	0	0	CKINP	FPINP	CK2P	FP2P	CK1P	FP1P	CK0P	FP0P	BPD 2	BPD 1	BPD 0	MBPS
Bit	Name	•						Descri	ption					
0	MBPS	6	Memory memory must be is set to	/ block e defined high, the	orogrand in the ne device	nming f same v ce requ	unction vrite op ires 50	. The Neration. μs to c	MBPS, . Once on the complete of the complete o	BPD0 t the MB	o BPD PE bit ock pro	2 bits in the cooragramm	in this control ming. <i>A</i>	regist regist After tl

Table 17 - Internal Mode Selection (IMS) Register Bits (continued)

	External Read/Write Address: 010 _H Reset Value: 0000 _H																		
	15																		
	0	0	0	BR SA3	BR SA2														
	Bit																		
I	5 - 13 3 - 7	Un	used	Res	served	. In no	rmal fu	nctiona	al mod	e, these	e bits N	MUST I	oe set t	to zero	•				
1:	2 - 9	BRS	SA5 - 0				ream /				oinary v	/alue o	f these	bits re	fers to	the inp	out		
6	6 - 0	BRC	A6 - 0				hanne which t					-		nese b	its refe	ers to t	he		

Table 18 - BER Start Receiving Register (BSRR) Bits

	al Read/\ Value: (Write Add	ress: 011	Н											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	BL7	BL6	BL5	BL4	BL3	BL2	BL1	BL0
Bit	N	ame						De	escript	ion					
15 - 8	Ur	nused	Res	erved.	In norm	al func	tional ı	mode, 1	these b	its MU	ST be	set to	zero.		
7 - 0	BI	_7 - 0	The 2.04	Lengt maxim 8 Mbps ER cha	um nur , 4.096	nbers Mbps	of BEF and 8.	R chan 192 Mi	nels a	re 32, ides re	64 an	d 128 ⁄ely. Tł	for the	data mum r	rate of number

Table 19 - BER Length Register (BLR) Bits

Externa Reset \		Address: ()12 _H												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BC 15	BC 14	BC 13	BC 12	BC 11	BC 10	BC 9	BC 8	BC 7	BC 6	BC 5	BC 4	BC 3	BC 2	BC 1	BC 0
Bit	N	lame						De	script	ion					
15 - 0	ВС	215 - 0			: Bits: T maximu										When it re.

Table 20 - BER Count Register (BCR) Bits

External	Read/Write Addre	page: 030	
		Address: 00030 _H	
	Value: 0000 _H		
15	14 13	12	
Bit	Name	Description	<u>= </u>
15 - 8, 6 - 5, 2.	Unused	Reserved. In normal functional mode, these bits MUST be set to zero.	
7	PINV	REF Input Inversion: When this bit is low, the REF input will not be inverted. Whe this bit is high, the REF input will be inverted.	en
4 - 3	FP1 - FP0	REF Frequency Selection Bits: These bits are used to specify the nominal cloc frequency of the REF input.	ck
		FP1 FP0 Reference	
		0 0 8kHz (REF or CKi/FPi)	
		0 1 1.544 MHz	
		1 0 2.048 MHz	
		1 1 Reserved	
		When the P_REFSEL bit is high to select the internal 8 kHz signal (derived from the FPi and CKi inputs) as reference, these bits must be set to 00.	ne
1	P_REFSEL	Reference Source Selection Bit: This bit is used to select the reference input to the DPLL from between two sources. When this bit is low, the reference is from the RED pin. When this bit is high, the reference is from the internal 8 kHz generated from the FPi and CKi inputs. When this bit is high, the FP1-0 bits must be set to 00. If the internal 8 kHz signal is selected as the reference, the user must ensure that the FPi and CKi input signals will be re-applied after the internal 8 kHz signal is lost (a failed). If FPi or CKi is not presented to the device, the device cannot accept STi0-1 input data.	EF he he or
0	FREERUN	Freerun Control Bit: When this bit is low and bit 14 of the Control Register is low, th DPLL is in Master mode. When this bit is high and bit 14 of the Control Register is low the DPLL is in Freerun mode. This bit has no effect when bit 14 of the Control Register is high.	N,

Table 21 - DPLL Operation Mode (DOM) Register Bits

Externa Rese				ss: 031 _H	I										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	POS6	POS5	POS4	POS3	POS2	POS1	POS0	SKC2	SKC1	SKC0
Bit		Nam	е						Des	criptior	1				
15 - 10	l	Jnuse	ed	Rese	rved.	In norm	nal func	tional m	ode, the	ese bits	MUST	be set t	to zero.		
9 - 3	P	OS6	- 0	control ence word delay The control is in	ols the is ne red by offset is step of the	e DPLL e word in gative. the pro s in ste	output s positi The ne gramme p of 15. is if the	phase of ve. The et effect ed amou 2 ns if t	offset. Ti e DPLL t is tha unt. he inpu	ne DPLI output t the S t referer	L outpuis delay T-BUS	t is adva red (lag outputs kHz or	anced (as the res will b	leads ti eferenc e adva MHz. Ti	rd which the refer- te) if the inced or the offset effect in

Table 22 - DPLL Output Adjustment (DPOA) Register Bits

Skew Control Bits: These 3 bits control the <u>delay</u> of the DPLL outputs from 0 to 13.3 ns in steps of 1.9 ns. The net effect is that the ST-BUS outputs will be delayed by the programmed amount. These bits have no effect in Freerun or Bypass mode.

2 - 0

SKC2 - 0

Externa	al Reac	d Address	s: 032 _l	4											
Rese	t Valu	ie: 000	0 _H												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	PFD	LMT	Х	Х	Х
L L			1	l	I.	l .	1	1	1	I.					
Bit		Name							Desc	cription	1				
15 - 5 2-0	ι	Jnused		Reserve	ed. In n	normal	functio	nal mo	ode, the	ese bits	MUST	be set to	zero.		
4		PFD			e sign	al sel	ected	by the	P_RE	FSEL					y of the hen the
3		LMT		DPLL L limiting t		•	-	•							
2 - 0	ι	Jnused		Reserve	ed Bits	(Read	donly	bits): ¯	The cor	ntent fro	m read	ing thes	e bits is	s undef	fined.

Table 23 - DPLL House Keeping (DHKR) Register Bits

Externa Reset				ess: 1	00 _H ,	102 _H ,	10	4 _H ,	106 _H ,	108	8 _H ,	10A _H ,	100	C _H ,	10E _H ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SICR0	0	0	0	0	0	0	0	STIN0 QEN3	STIN0 QEN2	STIN0 QEN1	STIN0 QEN0	STIN0 SMP1	STIN0 SMP0	STIN0 DR2	STIN0 DR1	STIN0 DR0
SICR1	0	0	0	0	0	0	0	STIN1 QEN3	STIN1 QEN2	STIN1 QEN1	STIN1 QEN0	STIN1 SMP1	STIN1 SMP0	STIN1 DR2	STIN1 DR1	STIN1 DR0
SICR2	0	0	0	0	0	0	0	STIN2 QEN3	STIN2 QEN2	STIN2 QEN1	STIN2 QEN0	STIN2 SMP1	STIN2 SMP0	STIN2 DR2	STIN2 DR1	STIN2 DR0
SICR3	0	0	0	0	0	0	0	STIN3 QEN3	STIN3 QEN2	STIN3 QEN1	STIN3 QEN0	STIN3 SMP1	STIN3 SMP0	STIN3 DR2	STIN3 DR1	STIN3 DR0
SICR4	0	0	0	0	0	0	0	STIN4 QEN3	STIN4 QEN2	STIN4 QEN1	STIN4 QEN0	STIN4 SMP1	STIN4 SMP0	STIN4 DR2	STIN4 DR1	STIN4 DR0
SICR5	0	0	0	0	0	0	0	STIN5 QEN3	STIN5 QEN2	STIN5 QEN1	STIN5 QEN0	STIN5 SMP1	STIN5 SMP0	STIN5 DR2	STIN5 DR1	STIN5 DR0
SICR6	0	0	0	0	0	0	0	STIN6 QEN3	STIN6 QEN2	STIN6 QEN1	STIN6 QEN0	STIN6 SMP1	STIN6 SMP0	STIN6 DR2	STIN6 DR1	STIN6 DR0
SICR7	0	0	0	0	0	0	0	STIN7	STIN7	STIN7	STIN7	STIN7	STIN7	STIN7	STIN7	STIN7
Bit		Nar	ne							Descri	iption	1				
5 - 9		Unu	sed	R	eserve	ed. In n	ormal	function	onal m	ode, tł	nese	bits MU	ST be	set to	zero.	
7			QEN3	or qu 31 8.	oeratio uadran 1, Ch48 192 M	•	is repand Code re	en this placed th96 to spectiv	bit is h by "1". 127 fo ely.	igh, th This or or the	ne LS quadr 2.048	B of everant fraids Mbps,	ery cha ne is d 4.096	annel define Mbps	in this d as Ch s and	n24 to
,	8.192 Mbps mode respectively. STIN#QEN2 Quadrant Frame 2 Enable. When this bit is low, the device is operation mode. When this bit is high, the LSB of every chann quadrant frame is replaced by "1". This quadrant frame is defii 23, Ch32 to 47 and Ch64 to 95 for the 2.048 Mbps, 4.096 Mbp 8.192 Mbps mode respectively.								annel define	in this d as Ch						
6	3	STIN#	QEN1	op qu Cl	peratio uadran h16 to	nt Fran n mode t frame 31 and spectiv	e. Whe is rep Ch32	en this blaced	bit is h by "1".	igh, th This c	ne LS quadra	B of evant fran	ery cha	annel efined	in this I as Ch	8 to 1
5	S	STIN#	QEN0	or qu Cl	peratio uadran h0 to 1	nt Fran n mode t frame 5 and 0 spective	e. Whe is rep Ch0 to	en this placed	bit is h by "1".	igh, th This	ne LS quadr	B of evant frai	ery cha	annel define	in this d as Ch	n0 to

Table 24 - Stream Input Control Register 0 to 7 (SICR0 to SICR7)

Externa Reset				ress: 1	00 _H ,	102 _H ,	104	4 _H ,	106 _H ,	108	H,	10A _H ,	100	S _H ,	10E _H ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SICR0	0	0	0	0	0	0	0	STIN0 QEN3	STIN0 QEN2	STIN0 QEN1	STIN0 QEN0	STIN0 SMP1	STIN0 SMP0	STIN0 DR2	STIN0 DR1	STIN
SICR1	0	0	0	0	0	0	0	STIN1 QEN3	STIN1 QEN2	STIN1 QEN1	STIN1 QEN0	STIN1 SMP1	STIN1 SMP0	STIN1 DR2	STIN1 DR1	STIN
SICR2	0	0	0	0	0	0	0	STIN2 QEN3	STIN2 QEN2	STIN2 QEN1	STIN2 QEN0	STIN2 SMP1	STIN2 SMP0	STIN2 DR2	STIN2 DR1	STIN
SICR3	0	0	0	0	0	0	0	STIN3 QEN3	STIN3 QEN2	STIN3 QEN1	STIN3 QEN0	STIN3 SMP1	STIN3 SMP0	STIN3 DR2	STIN3 DR1	STIN DR(
SICR4	0	0	0	0	0	0	0	STIN4 QEN3	STIN4 QEN2	STIN4 QEN1	STIN4 QEN0	STIN4 SMP1	STIN4 SMP0	STIN4 DR2	STIN4 DR1	STIN
SICR5	0	0	0	0	0	0	0	STIN5 QEN3	STIN5 QEN2	STIN5 QEN1	STIN5 QEN0	STIN5 SMP1	STIN5 SMP0	STIN5 DR2	STIN5 DR1	STIN DR0
SICR6	0	0	0	0	0	0	0	STIN6 QEN3	STIN6 QEN2	STIN6 QEN1	STIN6 QEN0	STIN6 SMP1	STIN6 SMP0	STIN6 DR2	STIN6 DR1	STIN DR0
SICR7	0	0	0	0	0	0	0	STIN7	STIN7	STIN7	STIN7	STIN7	STIN7	STIN7	STIN7	STIN
Bit 4 - 3	81	Nar	ne MP1 -	0 In	nut D:	ata San	nnline	n Point		escri	•	1				
4-0		114#01	VII I -	°	put D	ata Gai			#SMP1-			ng Point				
									00		3/4	point				
									01		4/4	point				
									10		1/4	point				
									11		2/4	point				
2 - 0	S	TIN#D	R2 - () In	put Da	ata Rat	e Sel	ection	Bits:							
							STIN	I#DR2-0			Da	ta Rate				
								000	Disa			al pull-up or ST-BU		lown		
								001			2.04	18 Mbps				
								010			4.09	96 Mbps				
								011			8.19	2 Mbps				
							10	0 - 111			Re	served				

Table 24 - Stream Input Control Register 0 to 7 (SICR0 to SICR7) (continued)

		Read/V lue: 00		ddres	s: 110 _H ,	112 _H ,	1	14 _H ,	116 _H ,	118	Н, 1	11A _H ,	11C _H ,	11	E _H ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SICR8	0	0	0	0	0	0	0	STIN8 QEN3	STIN8 QEN2	STIN8 QEN1	STIN8 QEN0	STIN8 SMP1	STIN8 SMP0	STIN8 DR2	STIN8 DR1	STIN8 DR0
SICR9	0	0	0	0	0	0	0	STIN9 QEN3	STIN9 QEN2	STIN9 QEN1	STIN9 QEN0	STIN9 SMP1	STIN9 SMP0	STIN9 DR2	STIN9 DR1	STIN9 DR0
SICR10	0	0	0	0	0	0	0	STIN10 QEN3	STIN10 QEN2	STIN10 QEN1	STIN10 QEN0	STIN10 SMP1	STIN10 SMP0	STIN10 DR2	STIN10 DR1	STIN10 DR0
SICR11	0	0	0	0	0	0	0	STIN11 QEN3	STIN11 QEN2	STIN11 QEN1	STIN11 QEN0	STIN11 SMP1	STIN11 SMP0	STIN11 DR2	STIN11 DR1	STIN11 DR0
SICR12	0	0	0	0	0	0	0	STIN12 QEN3	STIN12 QEN2	STIN12 QEN1	STIN12 QEN0	STIN12 SMP1	STIN12 SMP0	STIN12 DR2	STIN12 DR1	STIN12 DR0
SICR13	0	0	0	0	0	0	0	STIN13 QEN3	STIN13 QEN2	STIN13 QEN1	STIN13 QEN0	STIN13 SMP1	STIN13 SMP0	STIN13 DR2	STIN13 DR1	STIN13 DR0
SICR14	0	0	0	0	0	0	0	STIN14 QEN3	STIN14 QEN2	STIN14 QEN1	STIN14 QEN0	STIN14 SMP1	STIN14 SMP0	STIN14 DR2	STIN14 DR1	STIN14 DR0
SICR15	0	0	0	0	0	0	0	STIN15	STIN15	STIN15	STIN15	STIN15	STIN15	STIN15	STIN15	STIN15
Bit		ı	Name							Descri	iption					
15 -	9	U	Inused	t	Reser	ved . In r	norma	al funct	ional m	node, th	nese bi	ts MUS	ST be s	et to z	ero.	
8		STI	N#QE	N3	operat quadra 31, Ch	rant Frantion mod ant frame 148 to 63 Mbps me	e. Wi e is re and	hen this eplaced Ch96 t	s bit is I d by "1" to 127 f	high, th '. This (ne LSB quadra	of eve	ry chan ie is de	inel in fined a	this is Ch24	ł to
7		STI	N#QE	N2	operat quadra 23, Ch	ant Frantion moderant frame ant frame 32 to 47 Mbps me	e. Wi e is re ' and	hen this eplaced Ch64 t	s bit is I d by "1" to 95 fo	high, th '. This (ne LSB quadra	of eve	ry chan ie is de	inel in fined a	this is Ch16	S to
6		STI	N#QE	N1	operat quadra Ch16 t	rant Frantion mode ant frame to 31 and respective	e. Wi e is re d Ch	hen this	s bit is I I by "1".	high, th . This c	ne LSB quadrai	of eve	ry chan e is def	inel in ined as	this s Ch8 to	
5		STI	N#QE	N0	operat quadra Ch0 to	rant Frantion mode ant frame 15 and respective	e. Wi e is re Ch0	hen this	s bit is I d by "1"	high, th '. This (ne LSB quadra	of eve	ry chan ie is de	inel in fined a	this is Ch0	

Table 25 - Stream Input Control Register 8 to 15 (SICR8 to SICR15)

		Read/V lue: 00		ddres	s: 110 _H ,	112 _H ,	11	4 _H ,	116 _H ,	118	Н	11A _H ,	11C _H ,	11	E _H ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SICR8	0	0	0	0	0	0	0	STIN8 QEN3	STIN8 QEN2	STIN8 QEN1	STIN8 QEN0	STIN8 SMP1	STIN8 SMP0	STIN8 DR2	STIN8 DR1	STIN
SICR9	0	0	0	0	0	0	0	STIN9 QEN3	STIN9 QEN2	STIN9 QEN1	STIN9 QEN0	STIN9 SMP1	STIN9 SMP0	STIN9 DR2	STIN9 DR1	STIN DR
SICR10	0	0	0	0	0	0	0	STIN10 QEN3	STIN10 QEN2	STIN10 QEN1	STIN10 QEN0	STIN10 SMP1	STIN10 SMP0	STIN10 DR2	STIN10 DR1	STIN DR
SICR11	0	0	0	0	0	0	0	STIN11 QEN3	STIN11 QEN2	STIN11 QEN1	STIN11 QEN0	STIN11 SMP1	STIN11 SMP0	STIN11 DR2	STIN11 DR1	STIN DR
SICR12	0	0	0	0	0	0	0	STIN12 QEN3	STIN12 QEN2	STIN12 QEN1	STIN12 QEN0	STIN12 SMP1	STIN12 SMP0	STIN12 DR2	STIN12 DR1	STIN DR
SICR13	0	0	0	0	0	0	0	STIN13 QEN3	STIN13 QEN2	STIN13 QEN1	STIN13 QEN0	STIN13 SMP1	STIN13 SMP0	STIN13 DR2	STIN13 DR1	STIN DRI
SICR14	0	0	0	0	0	0	0	STIN14 QEN3	STIN14 QEN2	STIN14 QEN1	STIN14 QEN0	STIN14 SMP1	STIN14 SMP0	STIN14 DR2	STIN14 DR1	STIN DR
SICR15	0	0	0	0	0	0	0	STIN15	STIN15	STIN15	STIN15	STIN15	STIN15	STIN15	STIN15	STIN
Bit		ı	Name							Descri	ption					
4 - 3	3	STIN	#SMP	1 - 0	Input D	ata Sa	mplir	ng Poi	nt Sele	ction I	Bits:					
								STII	N#SMP1	-0	Samplin	g Point	7			
									00		3/4 p	oint				
									01		4/4 p	oint				
									10		1/4 p	oint				
									11		2/4 p	oint				
2 - ()	STIN	I#DR2	2 - 0	Input D	ata Ra	te Se	lection	n Bits:							
							STIN	#DR2-0			Data I	Rate				
							(000	Disa	bled - Ex is requi	ternal p	ull-up or p ST-BUS in	oull-down	1		
							(001			2.048	Mbps				
								010			4.096					
						-		011			8.192					
							100) - 111			Rese	ved				

Table 25 - Stream Input Control Register 8 to 15 (SICR8 to SICR15) (continued)

External Reset Va			Addre	ss: 10	1 _H ,	103 _H ,	, 10)5 _H ,	107 _H	_i , 10)9 _H ,	10B _F	⊣, 10	OD _H ,	10F _F	1,
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIDR0	0	0	0	0	0	0	STIN0 CD6	STIN0 CD5	STIN0 CD4	STIN0 CD3	STIN0 CD2	STIN0 CD1	STIN0 CD0	STIN0 BD2	STIN0 BD1	STIN0 BD0
SIDR1	0	0	0	0	0	0	STIN1 CD6	STIN1 CD5	STIN1 CD4	STIN1 CD3	STIN1 CD2	STIN1 CD1	STIN1 CD0	STIN1 BD2	STIN1 BD1	STIN1 BD0
SIDR2	0	0	0	0	0	0	STIN2 CD6	STIN2 CD5	STIN2 CD4	STIN2 CD3	STIN2 CD2	STIN2 CD1	STIN2 CD0	STIN2 BD2	STIN2 BD1	STIN2 BD0
SIDR3	0	0	0	0	0	0	STIN3 CD6	STIN3 CD5	STIN3 CD4	STIN3 CD3	STIN3 CD2	STIN3 CD1	STIN3 CD0	STIN3 BD2	STIN3 BD1	STIN3 BD0
SIDR4	0	0	0	0	0	0	STIN4 CD6	STIN4 CD5	STIN4 CD4	STIN4 CD3	STIN4 CD2	STIN4 CD1	STIN4 CD0	STIN4 BD2	STIN4 BD1	STIN4 BD0
SIDR5	0	0	0	0	0	0	STIN5 CD6	STIN5 CD5	STIN5 CD4	STIN5 CD3	STIN5 CD2	STIN5 CD1	STIN5 CD0	STIN5 BD2	STIN5 BD1	STIN5 BD0
SIDR6	0	0	0	0	0	0	STIN6 CD6	STIN6 CD5	STIN6 CD4	STIN6 CD3	STIN6 CD2	STIN6 CD1	STIN6 CD0	STIN6 BD2	STIN6 BD1	STIN6 BD0
SIDR7	0	0	0	0	0	0	STIN7	STIN7	STIN7	STIN7	STIN7	STIN7	STIN7	STIN7	STIN7	STIN7
Bit		Name)							Desc	riptio	n				
15 - 10	ı	Jnuse	d	Res	serve	d. In r	norma	I funct	ional r	node,	these	bits M	IUST k	oe set	to zero	D .
9 - 3	STI	N#CD	6 - 0	The stre	bina am v	ary val vill be	ue of delay	these /ed. T		efers t lue sh	ould r					t the in
2 - 0	STI	N#BD	2 - 0	The	bina		ue of	these	bits re					s that to		out stre

Table 26 - Stream Input Delay Register 0 to 7 (SIDR0 to SIDR7)

		Read/V ue: 00		Addre	SS: 11	11 _H ,	113 _H ,	115	_H , 11	7 _H ,	119 _H ,	11B _I	⊣, 1′	1D _H ,	11F _H ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIDR8	0	0	0	0	0	0	STIN8 CD6	STIN8 CD5	STIN8 CD4	STIN8 CD3	STIN8 CD2	STIN8 CD1	STIN8 CD0	STIN8B BD2	STIN8B BD1	STIN8B BD0
SIDR9	0	0	0	0	0	0	STIN9 CD6	STIN9 CD5	STIN9 CD4	STIN9 CD3	STIN9 CD2	STIN9 CD1	STIN9 CD0	STIN9B BD2	STIN9B BD1	STIN9B BD0
SIDR10	0	0	0	0	0	0	STIN10 CD6	STIN10 CD5	STIN10 CD4	STIN10 CD3	STIN10 CD2	STIN10 CD1	STIN10 CD0	STIN10 BD2	STIN10 BD1	STIN10 BD0
SIDR11	0	0	0	0	0	0	STIN11 CD6	STIN11 CD5	STIN11 CD4	STIN11 CD3	STIN11 CD2	STIN11 CD1	STIN11 CD0	STIN11 BD2	STIN11 BD1	STIN11 BD0
SIDR12	0	0	0	0	0	0	STIN12 CD6	STIN12 CD5	STIN12 CD4	STIN12 CD3	STIN12 CD2	STIN12 CD1	STIN12 CD0	STIN12 BD2	STIN12 BD1	STIN12 BD0
SIDR13	0	0	0	0	0	0	STIN13 CD6	STIN13 CD5	STIN13 CD4	STIN13 CD3	STIN13 CD2	STIN13 CD1	STIN13 CD0	STIN13 BD2	STIN13 BD1	STIN13 BD0
SIDR14	0	0	0	0	0	0	STIN14 CD6	STIN14 CD5	STIN14 CD4	STIN14 CD3	STIN14 CD2	STIN14 CD1	STIN14 CD0	STIN14 BD2	STIN14 BD1	STIN14 BD0
SIDR15	0	0	0	0	0	0	STIN15	STIN15	STIN15	STIN15	STIN15	STIN15	STIN15	STIN15	STIN15	STIN15
Bit		I	Name	•						De	escripti	on				
15 - 10		U	nuse	d	Re	serv	ed. In n	ormal 1	function	nal mod	de, thes	e bits N	MUST	be set	to zero.	
9 - 3		STIN	I#CD(6 - 0	Th	e bin eam		ue of th delaye	nese bi d. This	ts refer value	s to the	not ex			ls that	
2 - 0		STIN	l#BD2	2 - 0	Th	e bin	•	ie of th	ese bit	s refers	s to the e is 7. 2				the inpu	ıt stre

Table 27 - Stream Input Delay Register 8 to 15 (SIDR8 to SIDR15)

Extern Reset				dress:	200 _H ,	202	2 _H ,	204 _H ,	20	6 _H , 2	08 _H , :	20A _H ,	20C _H	, 20	E _H ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOCR0	0	0	0	0	0	0	0	0	0	STOHZ0 AC	STOHZ0 A2	STOHZ0 A1	STOHZ0 A0	STO0 DR2	STO0 DR1	STOO DR0
SOCR1	0	0	0	0	0	0	0	0	0	STOHZ1 AC	STOHZ1 A2	STOHZ1 A1	STOHZ1 A0	STO1 DR2	STO1 DR1	STO1 DR0
SOCR2	0	0	0	0	0	0	0	0	0	STOHZ2 AC	STOHZ2 A2	STOHZ2 A1	STOHZ2 A0	STO2 DR2	STO2 DR1	STO2 DR0
SOCR3	0	0	0	0	0	0	0	0	0	STOHZ3 AC	STOHZ3 A2	STOHZ3 A1	STOHZ3 A0	STO3 DR2	STO3 DR1	STO3
SOCR4	0	0	0	0	0	0	0	0	0	STOHZ4 AC	STOHZ4 A2	STOHZ4 A1	STOHZ4 A0	STO4 DR2	STO4 DR1	STO4 DR0
SOCR5	0	0	0	0	0	0	0	0	0	STOHZ5 AC	STOHZ5 A2	STOHZ5 A1	STOHZ5 A0	STO5 DR2	STO5 DR1	STO5
SOCR6	0	0	0	0	0	0	0	0	0	STOHZ6 AC	STOHZ6 A2	STOHZ6 A1	STOHZ6 A0	STO6 DR2	STO6 DR1	STO6
SOCR7	0	0	0	0	0	0	0	0	0	STOHZ7	STOHZ7	STOHZ7	STOHZ7	STO7	STO7	STO7
Bit		Na	ıme			•				Desc	cription	<u> </u>		<u> </u>	<u> </u>	
15 - 7		Uni	used		Reser	ved. li	n norr	nal fun	ctiona	l mode.	these	bits MU	ST be s	set to z	zero.	
6 5 - 3		STOH STOH2	HZ#AC Z#A2 -		15.2 n	s. Wh	en thi	s bit is	high,	ol. Whe the adva nent Bi	anceme				ment ı	unit is
						STC)HZ#A2	2-0		nal Advar OHZ#AC			ditional A			
							000		(0.	0.0 ns	• ,		01		,	
							001			15.2 ns			1/4			
							010 011			30.5 ns 45.7 ns			3/4			
							100			61.0 ns			4/4			
						1	01-111			Reserved	i		Rese	rved		
2 - 0		STO#I	DR2 -	0 (Outpu	t Data	Rate	Selec	tion E	Bits:						
								STO	#DR2-0)	Output [Data Rate	:			
									000			HiZ driven hig	h			
									001			B Mbps				
									010		4.096	Mbps				
				1					011	_	8 192	2 Mbps				
								1	011		0.102	Wibpo				

Table 28 - Stream Output Control Register 0 to 7 (SOCR0 to SOCR7)

		Read/V ue: 00		Addre	ss: 21	0 _H ,	212 _H ,	21	14 _H ,	216 _H ,	218 _H ,	21A _H	, 21C	_H , 21	1E _H ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OCR8	0	0	0	0	0	0	0	0	0	STOHZ8 AC	STOHZ8 A2	STOHZ8 A1	STOHZ8 A0	STO8 DR2	STO8 DR1	STO8 DR0
OCR9	0	0	0	0	0	0	0	0	0	STOHZ9 AC	STOHZ9 A2	STOHZ9 A1	STOHZ9 A0	STO9 DR2	STO9 DR1	STO9 DR0
OCR10	0	0	0	0	0	0	0	0	0	STOHZ10 AC	STOHZ10 A2	STOHZ10 A1	STOHZ10 A0	STO10 DR2	STO10 DR1	STO10
OCR11	0	0	0	0	0	0	0	0	0	STOHZ11 AC	STOHZ11 A2	STOHZ11 A1	STOHZ11 A0	STO11 DR2	STO11 DR1	STO1
OCR12	0	0	0	0	0	0	0	0	0	STOHZ12 AC	STOHZ12 A2	STOHZ12 A1	STOHZ12 A0	STO12 DR2	STO12 DR1	STO12 DR0
OCR13	0	0	0	0	0	0	0	0	0	STOHZ13 AC	STOHZ13 A2	STOHZ13 A1	STOHZ13 A0	STO13 DR2	STO13 DR1	STO1: DR0
OCR14	0	0	0	0	0	0	0	0	0	STOHZ14 AC	STOHZ14 A2	STOHZ14 A1	STOHZ14 A0	STO14 DR2	STO14 DR1	STO14 DR0
OCR15	0	0	0	0	0	0	0	0	0	STOHZ15	STOHZ15	STOHZ15	STOHZ15	STO15	STO15	STO1
Bit			Name	€						[Descript	ion				
6 5 - 3	3		OHZ# 0HZ# <i>P</i>		15.	2 ns.	When	this I	oit is h	ontrol. Voligh, the ncemen	advance				ement (unit is
		1					STOHZ		ΙΔ	dditional A		ent A	Additional /	Advance Z#AC = 1		
						-	00	0		•) ns		•) bit	.,	
							00	1		15.	2 ns		1/	4 bit		
							01				5 ns			2 bit		
						_	01 10				7 ns 0 ns			4 bit 4 bit		
							101-	_			erved			served		
2 - 0)	STO	D#DR	2 - 0	Ou	tput	Data R	ate S	Select	ion Bits	:					
									STO#	DR2-0	Outp	ut Data Ra	ate			
									0	00		STo HiZ IZ driven h	nigh			
									0	01	2.	048 Mbps				
												000 141				
									0	10	4.	096 Mbps				
									0	10 11 - 111	8.	192 Mbps Reserved				

Table 29 - Stream Output Control Register 8 to 15 (SOCR8 to SOCR15)

External Reset Va			Addre	ss: 20)1 _H ,	203 _H ,	20	5 _H ,	207 _H ,	20	9 _H ,	20B _H	, 20	D _H ,	20F _H	,
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOOR0	0	0	0	0	STO0 CD6	STO0 CD5	STO0 CD4	STO0 CD3	STO0 CD2	STO0 CD1	STO0 CD0	STO0 BD2	STO0 BD1	STO0 BD0	STO0 FA1	STO0 FA0
SOOR1	0	0	0	0	STO1 CD6	STO1 CD5	STO1 CD4	STO1 CD3	STO1 CD2	STO1 CD1	STO1 CD0	STO1 BD2	STO1 BD1	STO1 BD0	STO1 FA1	STO1 FA0
SOOR2	0	0	0	0	STO2 CD6	STO2 CD5	STO2 CD4	STO2 CD3	STO2 CD2	STO2 CD1	STO2 CD0	STO2 BD2	STO2 BD1	STO2 BD0	STO2 FA1	STO2 FA0
SOOR3	0	0	0	0	STO3 CD6	STO3 CD5	STO3 CD4	STO3 CD3	STO3 CD2	STO3 CD1	STO3 CD0	STO3 BD2	STO3 BD1	STO3 BD0	STO3 FA1	STO3 FA0
SOOR4	0	0	0	0	STO4 CD6	STO4 CD5	STO4 CD4	STO4 CD3	STO4 CD2	STO4 CD1	STO4 CD0	STO4 BD2	STO4 BD1	STO4 BD0	STO4 FA1	STO4 FA0
SOOR5	0	0	0	0	STO5 CD6	STO5 CD5	STO5 CD4	STO5 CD3	STO5 CD2	STO5 CD1	STO5 CD0	STO5 BD2	STO5 BD1	STO5 BD0	STO5 FA1	STO5 FA0
SOOR6	0	0	0	0	STO6 CD6	STO6 CD5	STO6 CD4	STO6 CD3	STO6 CD2	STO6 CD1	STO6 CD0	STO6 BD2	STO6 BD1	STO6 BD0	STO6 FA1	STO6 FA0
SOOR7	0	0	0	0	ST07	STO7	STO7	STO7	STO7	STO7	STO7	ST07	STO7	STO7	STO7	STO7
Bit		Name	е							Desci	riptio	n				
5 - 12		Unuse	ed	Res	served											
11 - 5 4 - 2		O#C[The stre nui	e bina eam is mber o	ry valu to be of the s tream#	e of the delay stream Bit De	nese k ed. Th n. Zero elay S	elay Bits pits refer nis valu o mean	ers to le sho ls no d n Bits:	ould no delay.	ot exce	ed the	maxii	mum c	hanne
									its refe mum v							it strea
1 - 0	ST	ΓO#FA	1-0	Ou	tput St	tream#	Fract	ional A	Advanc	ement	t Bits					
								ST	O#FA1-()	Advar	nced By				
									00		4 /	0 4 bit				
									111			+ DIL	1			
									10			4 bit				

Table 30 - Stream Output Offset Register 0 to 7 (SOOR0 to SOOR7)

Reset				iddi 63	s: 211 _H	j, Zi	∙н, ∠	- 10 _H ,	217		ЭΗ,	2 1 DH,	21[JH,	21F _H ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOOR8	0	0	0	0	STO8C D6	STO8 CD5	STO8 CD4	STO8 CD3	STO8 CD2	STO8 CD1	STO8 CD0	STO8B BD2	STO8 BD1	STO8 BD0	STO8 FA1	STO8 FA0
SOOR9	0	0	0	0	STO9C D6	STO9 CD5	STO9 CD4	STO9 CD3	STO9 CD2	STO9 CD1	STO9 CD0	STO9 BD2	STO9 BD1	STO9 BD0	STO9 FA1	STO9 FA0
SOOR10	0	0	0	0	STO10 CD6	STO10 CD5	STO10 CD4	STO10 CD3	STO10 CD2	STO10 CD1	STO10 CD0	STO10 BD2	STO10 BD1	STO10 BD0	STO10 FA1	STO10 FA0
SOOR11	0	0	0	0	STO11 CD6	STO11 CD5	STO11 CD4	STO11 CD3	STO11 CD2	STO11 CD1	STO11 CD0	STO11 BD2	STO11 BD1	STO11 BD0	STO11 FA1	STO1 ⁻ FA0
SOOR12	0	0	0	0	STO12 CD6	STO12 CD5	STO12 CD4	STO12 CD3	STO12 CD2	STO12 CD1	STO12 CD0	STO12 BD2	STO12 BD1	STO12 BD0	STO12 FA1	STO12 FA0
SOOR13	0	0	0	0	STO13 CD6	STO13 CD5	STO13 CD4	STO13 CD3	STO13 CD2	STO13 CD1	STO13 CD0	STO13 BD2	STO13 BD1	STO13 BD0	STO13 FA1	STO1: FA0
SOOR14	0	0	0	0	STO14 CD6	STO14 CD5	STO14 CD4	STO14 CD3	STO14 CD2	STO14 CD1	STO14 CD0	STO14 BD2	STO14 BD1	STO14 BD0	STO14 FA1	STO14 FA0
SOOR15	0	0	0	0	STO15	STO15	STO1	STO15	STO15	STO15	STO15	STO15	STO15	STO15	STO15	STO1
Bit			Name							Desc	riptio	n				
15 - 12	:	L	Jnused	t	Reser	ved.										
11 - 5		STO	O#CD6	3-0	The b stream	inary v n is to	alue o be del		bits re This va	fers to	ould no				hat the	
4 - 2		STO	O#BD2	2-0	The b	inary v	alue o		bits re	fers to	the nu	mber of			output	strea
1 - 0		ST	O#FA1	I-O	Outpu	t Strea	m# Fra	ctiona	l Advar	ncemer	nt Bits					
								5	STO#FA	1-0	Adva	nced By				
									00			0				
									10			4 bit 4 bit				
								1	. •		_					

Table 31 - Stream Output Offset Register 8 to 15 (SOOR8 to SOOR15)

Memory Address Mappings 8.0

When A11 is high, the data or the connection memory can be accessed by the microprocessor port. The Bit 0 to Bit 2 in the control register determine the access to the data or connection memory

MSB (Note 1)			Stream / (ST. ((Channe (Ch	el Addro 0-127)	ess	
External Address (A11)	A10	А9	A8	A7	Stream #	A6	A5	A4	А3	A2	A 1	Α0	Channel #
1 1 1 1 1 1 1 1 	0 0 0 0 0 0 0 0 0 0 0 1 1 1	0 0 0 0 1 1 1 1 1 1	0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 1 1	0 1 0 1 0 1 0 0 1 0 0 1 1 0 0 1 1 1 0 1	Stream 0 Stream 1 Stream 2 Stream 3 Stream 4 Stream 5 Stream 6 Stream 7 Stream 8	0 0 0 0 0 0 0 0 0 1 1	0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1 1	0 0 1 1 0 0 1 1 1	0 0 1 1 0 0 1 1 1	0 0 1 1 0 0 1 1 1	0 1 0 1 0 1 0 1	Ch 0 Ch 1 Ch 30 Ch 31 (Note 2) Ch 32 Ch 33 Ch 62 Ch 63 (Note 3) Ch 126 Ch 127 (Note 4)

Table 32 - Address Map for Memory Locations (512x512 DX, MSB of address = 1)

Notes:

1. MSB of address must be high for access to data and connection memory positions. MSB must be low for access to registers.

2. Channels 0 to 31 are used when serial stream is at 2.048 Mbps.

3. Channels 0 to 63 are used when serial stream is at 4.096 Mbps.

4. Channels 0 to 127 are used when serial stream is at 8.192 Mbps.

9.0 Connection Memory Bit Assignment

When the CMM bit (Bit0) is zero, the connection is in normal switching mode. When the CMM bit is one, the connection memory is in special transmission mode.

	11 SS/		10 SSA2	9 SSA1	8 SSA0	7 SCA6	6 SCA5	5 SCA4	4 SCA3	3 SCA2	2 SCA1	1 SCA0	0 CMM =0
Bit	t	Na	ame					De	escripti	ion			
11 -	8	SS	A3-0			am Ad alue of		bits re	present	s the in	put stre	am num	nber.
7 -	1	SC	A6-0			nnel A		-	oresent	s the in	put cha	nnel nui	mber.
0		CM	1M=0	If this	bit is s		he conr	nection		•		witching number.	ı mode. Bit

Table 33 - Connection Memory Bit Assignment when the CMM bit = 0




Table 34 - Connection Memory Bits Assignment when the CMM bit = 1

Absolute Maximum Ratings*

	Parameter	Sym.	Min.	Max.	Units
1	I/O Supply Voltage	V_{DD}	-0.5	5.0	V
2	Input Voltage	V _{I_3V}	-0.5	V _{DD} + 0.5	V
3	Input Voltage (5 V tolerant inputs)	V _{I_5V}	-0.5	7.0	V
4	Continuous Current at digital outputs	I _o		15	mA
5	Package power dissipation	P_{D}		0.75	W
6	Storage temperature	T _S	- 55	+125	°C

^{*} Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

$\textbf{Recommended Operating Conditions -} \textit{Voltages are with respect to ground (V_{SS}) unless otherwise stated.}$

	Characteristics	Sym.	Min.	Typ. [‡]	Max.	Units
1	Operating Temperature	T _{OP}	-40	25	+85	°C
2	Positive Supply	V_{DD}	3.0	3.3	3.6	V
3	Input Voltage	V _I	0		V_{DD}	V
4	Input Voltage on 5 V Tolerant Inputs	V_{I_5V}	0		5.5	V

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

DC Electrical Characteristics[†] - Voltages are with respect to ground (V_{ss}) unless otherwise stated.

	Characteristics	Sym.	Min.	Typ. [‡]	Max.	Units	Test Conditions
1	Supply Current	I _{DD}			250	mA	Output unloaded
2	Input High Voltage	V _{IH}	2.0			V	
3	Input Low Voltage	V_{IL}			0.8	V	
4	Input Leakage (input pins)	I _{IL}			5	μΑ	0< <v<sub>IN<v<sub>DD_IO</v<sub></v<sub>
	Input Leakage (bi-directional pins)	I _{BL}			5	μΑ	See Note 1
5	Weak Pullup Current	I_{PU}		-33		μΑ	Input at 0 V
6	Weak Pulldown Current	I_{PD}		33		μΑ	Input at V _{DD_IO}
7	Input Pin Capacitance	C _I		3		pF	
8	Output High Voltage	V_{OH}	2.4			V	I _{OH} = 10 mA
9	Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 10 mA
10	Output High Impedance Leakage	I _{OZ}			5	μΑ	0 < V < V _{DD}
11	Output Pin Capacitance	C _O		5	10	pF	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

 $[\]ddagger$ Typical figures are at 25°C, V_{DD} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (V_{IN}) .

AC Electrical Characteristics† - Timing Parameter Measurement Voltage Levels

	Characteristics	Sym.	Level	Units	Conditions
1	CMOS Threshold	V _{CT}	0.5V _{DD_IO}	V	
2	Rise/Fall Threshold Voltage High	V_{HM}	0.7V _{DD_IO}	V	
3	Rise/Fall Threshold Voltage Low	V_{LM}	$0.3V_{\mathrm{DD_IO}}$	V	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics† - FPi and CKi Timing when CKIN2 to 0 bits = 000

	Characteristic	Sym.	Min.	Typ. [‡]	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	40	61	115	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	20		40	ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	20		40	ns	
4	CKi Input Clock Period	t _{CKIP}	55	61	67	ns	
5	CKi Input Clock High Time	t _{CKIH}	27		33	ns	
6	CKi Input Clock Low Time	t _{CKIL}	27		33	ns	
7	CKi Input Clock Rise/Fall Time	t_{rCKi} , t_{fCKi}	0		3	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - FPi and CKi Timing when CKIN2 to 0 bits = 001

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	90	122	220	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	45		90	ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	45		90	ns	
4	CKi Input Clock Period	t _{CKIP}	110	122	135	ns	
5	CKi Input Clock High Time	t _{CKIH}	63		69	ns	
6	CKi Input Clock Low Time	t _{CKIL}	63		69	ns	
7	CKi Input Clock Rise/Fall Time	t _{rCKi} , t _{fCKi}	0		3	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics - FPi and CKi Timing when CKIN2 to 0 bits = 010

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	90	244	420	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	110		135	ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	120		145	ns	
4	CKi Input Clock Period	t _{CKIP}	220	244	270	ns	
5	CKi Input Clock High Time	t _{CKIH}	110		135	ns	
6	CKi Input Clock Low Time	t _{CKIL}	110		135	ns	
7	CKi Input Clock Rise/Fall Time	t _{rCKi} , t _{fCKi}	0		3	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

[‡] Typical figures are at 25°C, V_{DD} at 3.3 V and3 are for design aid only: not guaranteed and not subject to production testing.

[‡] Typical figures are at 25°C, V_{DD} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 32 - Frame Pulse Input and Clock Input Timing Diagram

AC Electrical Characteristics[†] - Frame Boundary Timing with Input Clock Cycle-to-cycle Variation

	Characteristic	Sym.	Min.	Typ. [‡]	Max.	Units	Notes
1	CKi Input Clock cycle-to-cycle variation	t _{CKV}	0		50	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 33 - Frame Boundary Timing with Input Clock (Cycle-to-Cycle) Variation

AC Electrical Characteristics[†] - Frame Boundary Timing with Input Frame Pulse Cycle-to-cycle Variation

	Characteristic	Sym.	Min.	Typ. [‡]	Max.	Units	Notes
1	FPi Input Frame Pulse cycle-to-cycle variation	t _{FPV}	0		50	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 34 - Frame Boundary Timing with Input Frame Pulse (Cycle-to-Cycle) Variation

AC Electrical Characteristics† - XTALi Input Timing when Clock Oscillator is connected

	Characteristic	Sym.	Min.	Typ. [‡]	Max.	Units	Notes
1	C20i Input Clock Period	t _{C20MP}	49.995	50	50.005	ns	
2	C20i Input Clock High Time	t _{C20MH}	20		30	ns	
3	C20i Input Clock Low Time	t _{C20ML}	20		30	ns	
4	C20i Input Rise/Fall Time	t _{rC20M} , t _{fC20M}		2		ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 35 - XTALi Input Timing Diagram when Clock Oscillator is Connected

AC Electrical Characteristics - Reference Input Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	REF Period	t _{R8KP}	122	125	128	μS	
2	REF High Time	^t R8KH	0.09		127.91	μS	8 kHz
3	REF Low Time	^t R8KL	0.09		127.91	μS	Mode
4	REF Rise/Fall Time	^t rR8K, ^t fR8K	0		20	ns	
5	REF Period	t _{R2MP}	370	488	605	ns	
6	REF High Time	^t R2MH	90	244	515	ns	2.048 MHz
7	REF Low Time	^t R2ML	90	244	515	ns	Mode
8	REF Rise/Fall Time	^t rR2M, ^t fR2M	0		20	ns	
9	REF Period	^t R1M5P	490	648	805	ns	
10	REF High Time	^t R1M5h	90	324	715	ns	1.544 MHz
11	REF Low Time	^t R1M5L	90	324	715	ns	Mode
12	REF Rise/Fall Time	^t rR1M5 [,] ^t fR1M5	0		20	ns	




Figure 36 - Reference Input Timing Diagram when the Input Frequency = 8 kHz




Figure 37 - Reference Input Timing Diagram when the Input Frequency = 2.048 MHz




Figure 38 - Reference Input Timing Diagram when the Input Frequency = 1.544 Hz

AC Electrical Characteristics - Input and Output Frame Boundary Alignment

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	Input and Output Frame Offset in DPLL Master Mode	^t FBOS	-20		0	ns	Input reference is internal 8 kHz derived from FPi and CKi. Measured when there is no jitter on the CKi and FPi inputs.
2	Input and Output Frame Offset in DPLL Bypass Mode	^t FBOS	1		18	ns	Measured when there is no jitter on the CKi and FPi inputs.




Figure 39 - Input and Output Frame Boundary Offset

AC Electrical Characteristics[†] - $\overline{PPO0}$ and $\overline{CKo0}$ Timing when CKFP0 = 0

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo0 Output Pulse Width	t _{FPW0}	220	244	270	ns	
2	FPo0 Output Delay from the CKo0 falling edge to the output frame boundary	t _{FODF0}	115		130	ns	C _L =30 pF
3	FPo0 Output Delay from the output frame boundary to the CKo0 Rising edge	t _{FODR0}	115		130	ns	
4	CKo0 Output Clock Period	t _{CKP0}	220	244	270	ns	
5	CKo0 Output High Time	t _{CKH0}	115		130	ns	$C_L=30 pF$
6	CKo0 Output Low Time	t _{CKL0}	115		130	ns	
7	CKo0 Output Rise/Fall Time	t _{rCK0} , t _{fCK0}			10	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - $\overline{\text{FPo0}}$ and $\overline{\text{CKo0}}$ Timing when CKFP0 = 1

	Characteristic	Sym.	Min.	Typ. [‡]	Max.	Units	Notes
1	FPo0 Output Pulse Width	t _{FPW0}	108	122	140	ns	
2	FPo0 Output Delay from the CKo0 falling edge	t _{FODF0}	54		68	ns	C _L =30 pF
	to the output frame boundary						
3	FPo0 Output Delay from the output frame	t _{FODR0}	54		68	ns	
	boundary to the CKo0 Rising edge						
4	CKo0 Output Clock Period	t _{CKP0}	108	122	140	ns	
5	CKo0 Output High Time	t _{CKH0}	54		69	ns	C _L =30 pF
6	CKo0 Output Low Time	t _{CKL0}	54		69	ns	
7	CKo0 Output Rise/Fall Time	t _{rCK0} , t _{fCK0}			10	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 40 - FPo0 and CKo0 Timing Diagram

[‡] Typical figures are at 25°C, V_{DD} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - $\overline{\text{FPo1}}$ and $\overline{\text{CKo1}}$ Timing when CKFP1 = 0

	Characteristic	Sym.	Min.	Typ. [‡]	Max.	Units	Notes
1	FPo1 Output Pulse Width	t _{FPW1}	47	61	75	ns	
2	FPo1 Output Delay from the CKo1 falling edge to the output frame boundary	t _{FODF1}	20		40	ns	C _L =30 pF
3	FPo1 Output Delay from the output frame boundary to the CKo1 Rising edge	t _{FODR1}	20		40	ns	
4	CKo1 Output Clock Period	t _{CKP1}	47	61	75	ns	
5	CKo1 Output High Time	t _{CKH1}	20		40	ns	C _L =30 pF
6	CKo1 Output Low Time	t _{CKL1}	20		40	ns	
7	CKo1 Output Rise/Fall Time	t _{rCK1} , t _{fCK1}			10	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - $\overline{\text{FPo1}}$ and $\overline{\text{CKo1}}$ Timing when CKFP1 = 1

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo1 Output Pulse Width	t _{FPW1}	108	122	140	ns	
2	FPo1 Output Delay from the CKo1 falling edge	t _{FODF1}	54		68	ns	$C_L=30 pF$
	to the output frame boundary						
3	FPo1 Output Delay from the output frame	t _{FODR1}	54		68	ns	
	boundary to the CKo1 Rising edge						
4	CKo1 Output Clock Period	t _{CKP1}	108	122	140	ns	
5	CKo1 Output High Time	t _{CKH1}	54		69	ns	$C_L=30 pF$
6	CKo1 Output Low Time	t _{CKL1}	54		69	ns	
7	CKo1 Output Rise/Fall Time	t _{rCK1} , t _{fCK1}			10	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 41 - FPo1 and CKo1 Timing Diagram

[‡] Typical figures are at 25°C, V_{DD} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - $\overline{PPo2}$ and $\overline{CKo2}$ Timing when CKFP2 = 0

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo2 Output Pulse Width	t _{FPW2}	15	30	45	ns	
2	FPo2 Output Delay from the CKo2 falling edge	t _{FODF2}	8		22	ns	$C_L=30 pF$
	to the output frame boundary						
3	FPo2 Output Delay from the output frame	t _{FODR2}	8		22	ns	
	boundary to the CKo2 Rising edge						
4	CKo2 Output Clock Period	t _{CKP2}	15	30	45	ns	
5	CKo2 Output High Time	t _{CKH2}	8		22	ns	$C_L=30 pF$
6	CKo2 Output Low Time	t _{CKL2}	8		22	ns	
7	CKo2 Output Rise/Fall Time	t _{rCK2} , t _{fCK2}			7	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - $\overline{\text{FPo2}}$ and $\overline{\text{CKo2}}$ Timing when CKFP2 = 1

	Characteristic	Sym.	Min.	Typ. [‡]	Max.	Units	Notes
1	FPo2 Output Pulse Width	t _{FPW2}	47	61	75	ns	
2	FPo2 Output Delay from the CKo2 falling edge to the output frame boundary	t _{FODF2}	20		40	ns	C _L =30 pF
3	FPo2 Output Delay from the output frame boundary to the CKo2 Rising edge	t _{FODR2}	20		40	ns	
4	CKo2 Output Clock Period	t _{CKP2}	47	61	75	ns	
5	CKo2 Output High Time	t _{CKH2}	20		40	ns	$C_L=30 pF$
6	CKo2 Output Low Time	t _{CKL2}	20		40	ns	
7	CKo2 Output Rise/Fall Time	t _{rCK2} , t _{fCK2}			10	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 42 - FPo2 and CKo2 Timing Diagram

[‡] Typical figures are at 25°C, V_{DD} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - ST-BUS Input Timing

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	STi Setup Time 2.048 Mbps 4.096 Mbps 8.192 Mbps	t _{SIS2} t _{SIS4} t _{SIS8}	3 3 3			ns ns ns	
2	STi Hold Time 2.048 Mbps 4.096 Mbps 8.192 Mbps	t _{SIH2} t _{SIH4} t _{SIH8}	3 3 3			ns ns ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 43 - ST-BUS Inputs (STi0 - 15) Timing Diagram

AC Electrical Characteristics[†] - ST-BUS Output Timing

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	STo Delay - Active to Active @2.048 Mbps @4.096 Mbps @8.192 Mbps	t _{SOD2} t _{SOD4} t _{SOD8}			10 10 10	ns ns ns	C _L = 30 pF

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 44 - ST-BUS Outputs (STo0 - 15) Timing Diagram

AC Electrical Characteristics[†] - ST-BUS Output Tristate Timing

	Characteristic	Sym.	Min.	Typ. [‡]	Max.	Units	Test Conditions
1	STo Delay - Active to High-Z STo Delay - High-Z to Active 2.048 Mbps 4.096 Mbps 8.192 Mbps	t _{DZ,} t _{ZD}			15 15 15	ns ns ns	R _L =1 K, C _L =30 pF, See Note 1.
2	Output Driver Enable (ODE) Delay - High-Z to Active 2.048 Mbps 4.096 Mbps 8.192 Mbps	t _{ZD_ODE}			45 45 45	ns ns ns	
2	Output Driver Disable (ODE) Delay - Active to High-Z 2.048 Mbps 4.096 Mbps 8.192 Mbps	^t DZ_ODE			30 30 30	ns ns ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

 $[\]ddagger$ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. * Note 1: High Impedance is measured by pulling to the appropriate rail with R_L, with timing corrected to cancel the time taken to discharge C_L.




Figure 45 - Serial Output and External Control




Figure 46 - Output Driver Enable (ODE)

AC Electrical Characteristics - Motorola Non-Multiplexed Bus Mode

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions ²
1	CS setup from DS falling	t _{CSS}	0			ns	
2	R/W setup from DS falling	t _{RWS}	10			ns	
3	Address setup from DS falling	t _{ADS}	5			ns	
4	DS delay from the rising edge of DTA to the falling edge of the DS	t _{DSD}	50			ns	
5	CS delay from the rising edge of DTA to the falling edge of the CS	t _{CSD}	50			ns	
6	CS hold after DS rising	t _{CSH}	0			ns	
7	R/W hold after DS rising	t _{RWH}	0			ns	
8	Address hold after DS rising	t _{ADH}	0			ns	
9	Data setup from DTA Low on Read	t _{DDR}	20			ns	C _L =30 pF
10	Data hold on read	t _{DHR}	3		9	ns	C _L =30 pF, R _L =1 K (Note 1)
11	Data setup from DS falling on write	t _{WDS}	10			ns	
12	Data hold on write	t _{DHW}	0			ns	
13	Acknowledgment Delay: Reading/Writing Registers Reading/Writing Memory	t _{AKD}			120/105 200/150	ns ns	C _L =30 pF C _L =30 pF
14	Acknowledgment Hold Time	t _{AKH}			20	ns	C _L =30 pF, R _L =1 K (Note 1)

Note 1: High Impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cance<u>l time</u> taken to discharge C_L . Note 2: A delay of 600 microseconds must be applied before the first microprocessor access is performed after the RESET pin is set high.




Figure 47 - Motorola Non-Multiplexed Bus Timing

AC Electrical Characteristics† - JTAG Test Port and Reset Pin Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	TCK Clock Period	t _{TCKP}	100			ns	
2	TCK Clock Pulse Width High	t _{TCKH}	80			ns	
3	TCK Clock Pulse Width Low	t _{TCKL}	80			ns	
4	TMS Set-up Time	t _{TMSS}	10			ns	
5	TMS Hold Time	t _{TMSH}	10			ns	
6	TDi Input Set-up Time	t _{TDIS}	20			ns	
7	TDi Input Hold Time	t _{TDIH}	60			ns	
8	TDo Output Delay	t _{TDOD}		25		ns	C _L =30 pF
9	TRST pulse width	t _{TRSTW}	200			ns	
10	Reset pulse width	t _{RSTW}	1.0			ms	

[†] Characteristics are over recommended operating conditions unless otherwise stated.




Figure 48 - JTAG Test Port Timing Diagram





Figure 49 - Reset Pin Timing Diagram



	Control D	imensions		Altern. D	imensions			
Symbol	in milli	metres		in in	ches			
	MIN	MAX		MIN	MAX			
Α		1.60			0.047			
A1	0.05	0.15		0.002	0.006			
A2	1.35	1.45		0.053	0.057			
D	26.0	0 BSC		1.024	1 BSC			
D1	24.0	0 BSC		0.945	5 BSC			
E	26.0	O BSC		1.024	1 BSC			
E1	24.0	0 BSC		0.945 BSC				
L	0.45	0.75		0.018	0.030			
е	0.50) BSC		0.020) BSC			
Ь	0.17	0.27		0.007	0.011			
С	0.09	0.20		0.004	0.008			
		Pin	feat	ures				
Ν	160							
ND	40							
NE	40							
NOTE		SC	1AUÇ	RE				

Conforms to JEDEC MS-026 BGA Iss. C

Notes:

1. Pin 1 indicator may be a corner chamfer, dot or both.

2. Controlling dimensions are in millimeters.

3. The top package body size may be smaller than the bottom package body size by a max. of 0.15 mm.

4. Dimension D1 and E1 do not include mould protrusion.


- 5. Dimension b does not include dambar protusion.
- 6. Coplanarity, measured at seating plane G, to be 0.08 mm max.


© Zarlink Semiconductor 2002 All rights reserved.				
ISSUE	1	2	3	
ACN	201652	207156	213835	
DATE	12Dec96	16Jul99	11Dec02	
APPRD.				



	Package Code
Previous package codes	Package Outline for 160 Lead LQFP (QC) (24x24x1.4)mm + 2.0mm (footprint)
	GPD00269


Except for number of pins.





BOTTOM VIEW

DIMENSION	I MIN	MAX	
Α	_	1.25	
A1	0.25	0.35	
A2	0.53	REF	
D	12.95	13.05	
E	12.95	13.05	
b	0.35	0.45	
е	1.00		
N	144		
Conforms to JEDEC MO-192			



SIDE VIEW

NOTES: -

A1 CORNER

- 1. Controlling dimensions are in MM.
- 2. Seating plane is defined by the spherical crown of the solder balls.

Deales as Code C

- 3. Not to scale.
- 4. N is the number of solder balls
- 5. Substrate thickness is 0.36 MM.

© Zarlink Semiconductor 2002 All rights reserved.				
ISSUE	1	2		
ACN	213740	213834		
DATE	15Nov02	11Dec02		
APPRD.				



	Package Code ()	
Previous package codes	Package Outline for 144Ball LBGA 13x13x1.25mm	
	GPD00805	



For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE