

ZL50021 **Enhanced 4 K Digital Switch with** Stratum 3 DPLL

Data Sheet

Features

- 4096-channel x 4096-channel non-blocking digital Time Division Multiplex (TDM) switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or 16.384 Mbps
- 32 serial TDM input, 32 serial TDM output streams
- Integrated Digital Phase-Locked Loop (DPLL) exceeds Telcordia GR-1244-CORE Stratum 3 specifications
- Output clocks have less than 1 ns of jitter (except for the 1.544 MHz output)
- DPLL provides holdover, freerun and jitter ٠ attenuation features with four independent reference source inputs

January 2006

Ordering Information

256 Ball PBGA ZL50021GAC ZL50021QCC ZL50021GAG2 **Pb Free Tin/Silver/Copper

Trays 256 Lead LQFP Trays 256 Ball PBGA**

Trays

-40°C to +85°C

- Programmable key DPLL parameters (filter corner frequency, locking range, auto-holdover hysteresis range, phase slope, lock detector range)
- Exceptional input clock cycle to cycle variation tolerance (20 ns for all rates)
- Output streams can be configured as bidirectional for connection to backplanes




Figure 1 - ZL50021 Functional Block Diagram

Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912, France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08

1

- Per-stream input and output data rate conversion selection at 2.048, 4.096, 8.192 or 16.384 Mbps. Input and output data rates can differ
- Per-stream high impedance control outputs (STOHZ) for up to 16 output streams
- Per-stream input bit delay with flexible sampling point selection
- · Per-stream output bit and fractional bit advancement
- Per-channel ITU-T G.711 PCM A-Law/μ-Law Translation
- Multiple frame pulse and reference clock outputs
- Input clock: 4.096 MHz, 8.192 MHz, 16.384 MHz
- Input frame pulses: 61 ns, 122 ns, 244 ns
- Per-channel constant or variable throughput delay for frame integrity and low latency applications
- Per Stream Bit Error Rate Test circuits
- Per-channel high impedance output control
- Per-channel message mode
- Control interface compatible with Intel and Motorola 16-bit non-multiplexed buses
- Connection memory block programming
- · Supports ST-BUS and GCI-Bus standards for input and output timing
- IEEE-1149.1 (JTAG) test port
- 3.3 V I/O with 5 V tolerant inputs; 1.8 V core voltage

Applications

- PBX and IP-PBX
- Small and medium digital switching platforms
- · Wireless base stations and controllers
- Remote access servers and concentrators
- Multi service access platforms
- Digital Loop Carriers
- Computer Telephony Integration

Description

The ZL50021 is a maximum 4,096 x 4,096 channel non-blocking digital Time Division Multiplex (TDM) switch. It has thirty-two input streams (STi0 - 31) and thirty-two output streams (STi0 - 31). The device can switch 64 kbps and Nx64 kbps TDM channels from any input stream to any output stream. Each of the input and output streams can be independently programmed to operate at any of the following data rates: 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. The ZL50021 provides up to sixteen high impedance control outputs (STOHZ0 - 15) to support the use of external tristate drivers for the first sixteen output streams (STi0 - 15). The output streams can be configured to operate in bi-directional mode, in which case STi0 - 31 will be ignored.

The device contains two types of internal memory - data memory and connection memory. There are four modes of operation - Connection Mode, Message Mode, BER Mode and High Impedance Mode. In Connection Mode, the contents of the connection memory define, for each output stream and channel, the source stream and channel (the actual data to be output is stored in the data memory). In Message Mode, the connection memory is used for the storage of microprocessor data. Using Zarlink's Message Mode capability, microprocessor data can be broadcast to the data output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other TDM devices. In BER mode the output channel data is replaced with a pseudorandom bit sequence (PRBS) from one of 32 PRBS generators that generates a 2¹⁵-1 pattern. On the input side channels can be routed to one of 32 bit error detectors. In high impedance mode the selected output channel can be put into a high impedance state.

When the device is operating as a timing master, the internal digital PLL is in use. In this mode, an external 20.000 MHz crystal is required for the on-chip crystal oscillator. The DPLL is phase-locked to one of four input reference signals (which can be 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz provided on REF0 - 3). The on-chip DPLL operates in normal, holdover or freerun mode and offers jitter attenuation. The jitter attenuation function exceeds the Stratum 3 specification.

The configurable non-multiplexed microprocessor port allows users to program various device operating modes and switching configurations. Users can employ the microprocessor port to perform register read/write, connection memory read/write, and data memory read operations. The port is configurable to interface with either Motorola or Intel-type microprocessors.

The device also supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

Table of Contents

Features	1
Applications	2
Description	
Changes Summary	. 10
1.0 Pinout Diagrams	. 11
1.1 BGA Pinout	. 11
1.2 QFP Pinout	. 12
2.0 Pin Description.	. 13
3.0 Device Overview	. 20
4.0 Data Rates and Timing	. 21
4.1 External High Impedance Control, STOHZ0 - 15	. 21
4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing	. 21
5.0 ST-BUS and GCI-Bus Timing	. 24
6.0 Output Timing Generation	
7.0 Data Input Delay and Data Output Advancement	
7.1 Input Bit Delay Programming.	
7.2 Input Bit Sampling Point Programming	
7.3 Output Advancement Programming	
7.4 Fractional Output Bit Advancement Programming	. 33
7.5 External High Impedance Control Advancement.	. 34
8.0 Data Delay Through the Switching Paths	. 34
8.1 Variable Delay Mode	. 34
8.2 Constant Delay Mode	. 35
9.0 Connection Memory Description	. 36
10.0 Connection Memory Block Programming	. 37
10.1 Memory Block Programming Procedure	
11.0 Device Operation in Master Mode and Slave Modes	. 37
11.1 Master Mode Operation.	
11.2 Divided Slave Mode Operation	. 39
11.3 Multiplied Slave Mode Operation.	. 39
12.0 Overall Operation of the DPLL	. 39
12.1 DPLL Timing Modes	. 39
12.1.1 Normal Mode	. 39
12.1.2 Holdover Mode	
12.1.3 Automatic Mode	
12.1.3.1 Automatic Reference Switching Without Preferences	
12.1.3.2 Automatic Reference Switching With Preference	
12.1.4 Freerun Mode.	
12.1.4.1 Software Controlled Mode	
13.0 DPLL Frequency Behaviour	
13.2 Input Frequencies Selection	
13.3 Output Frequencies	
13.4 Pull-In/Hold-In Range (also called Locking Range).	
14.0 Jitter Performance	
14.1 Input Clock Cycle to Cycle Timing Variation Tolerance.	
14.2 Input Jitter Acceptance	
14.3 Jitter Transfer Function	
15.0 DPLL Specific Functions and Requirements	
1 A second se	-

Table of Contents

15.1 Lock Detector	
15.2 Maximum Time Interval Error (MTIE)	
15.3 Phase Alignment Speed (Phase Slope)	
15.4 Fast Locking Mode	
15.5 Reference Monitoring	
15.6 Single Period Reference Monitoring	
15.7 Multiple Period Reference Monitoring	
16.0 Microprocessor Port	. 48
17.0 Device Reset and Initialization	. 48
17.1 Power-up Sequence	
17.2 Device Initialization on Reset	
17.3 Software Reset	
18.0 Pseudorandom Bit Generation and Error Detection	. 49
19.0 PCM A-law/m-law Translation	. 50
20.0 Quadrant Frame Programming	. 51
21.0 JTAG Port	
21.1 Test Access Port (TAP).	
21.2 Instruction Register	
21.3 Test Data Registers.	
21.4 BSDL	. 52
22.0 Register Address Mapping	. 53
23.0 Detailed Register Description	
24.0 Memory	
24.1 Memory Address Mappings.	
24.2 Connection Memory Low (CM L) Bit Assignment.	
24.3 Connection Memory High (CM_H) Bit Assignment	
25.0 Applications	
25.1 OSCi Master Clock Requirement	
25.1.1 External Crystal Oscillator	105
25.1.2 External Clock Oscillator	106
26.0 DC Parameters	107
27.0 AC Parameters	108

List of Figures

Figure 1 - ZL50021 Functional Block Diagram	1
Figure 2 - ZL50021 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)	
Figure 3 - ZL50021 256-Lead 28 mm x 28 mm LQFP (top view)	
Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR	23
Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR	23
Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR	24
Figure 7 - Output Timing for CKo0 and FPo0	26
Figure 8 - Output Timing for CKo1 and FPo1	26
Figure 9 - Output Timing for CKo2 and FPo2	
Figure 10 - Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11"	27
Figure 11 - Output Timing for CKo4	
Figure 12 - Output Timing for CKo5 and FPo5 (FPo_OFF2)	28
Figure 13 - Input Bit Delay Timing Diagram (ST-BUS).	29
Figure 14 - Input Bit Sampling Point Programming	30
Figure 15 - Input Bit Delay and Factional Sampling Point	31
Figure 16 - Output Bit Advancement Timing Diagram (ST-BUS)	32
Figure 17 - Output Fractional Bit Advancement Timing Diagram (ST-BUS)	
Figure 18 - Channel Switching External High Impedance Control Timing	34
Figure 19 - Data Throughput Delay for Variable Delay	35
Figure 20 - Data Throughput Delay for Constant Delay	36
Figure 21 - Automatic Reference Switching State Diagram with No Preferred Reference	41
Figure 22 - Automatic Reference Switching State Diagrams with Preferred Reference	42
Figure 23 - Crystal Oscillator Circuit	105
Figure 24 - Clock Oscillator Circuit.	106
Figure 25 - Timing Parameter Measurement Voltage Levels	108
Figure 26 - Motorola Non-Multiplexed Bus Timing - Read Access	109
Figure 27 - Motorola Non-Multiplexed Bus Timing - Write Access.	110
Figure 28 - Intel Non-Multiplexed Bus Timing - Read Access	111
Figure 29 - Intel Non-Multiplexed Bus Timing - Write Access	112
Figure 30 - JTAG Test Port Timing Diagram	113
Figure 31 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)	115
Figure 32 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)	
Figure 33 - ST-BUS Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps	116
Figure 34 - ST-BUS Input Timing Diagram when Operated at 16 Mbps	117
Figure 35 - GCI-Bus Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps	117
Figure 36 - GCI-Bus Input Timing Diagram when Operated at 16 Mbps	118
Figure 37 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps	120
Figure 38 - GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps	120
Figure 39 - Serial Output and External Control	121
Figure 40 - Output Drive Enable (ODE)	121
Figure 41 - Input and Output Frame Boundary Offset	122
Figure 42 - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing Diagram	123
Figure 43 - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram	124
	105
Figure 44 - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram	125
Figure 44 - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram	
	126
Figure 45 - FPo3 and CKo3 (32.768 MHz) Timing Diagram	126 127

List of Figures

List of Tables

Table 1 - CKi and FPi Configurations for Master and Divided Slave Modes	. 22
Table 2 - CKi and FPi Configurations for Multiplied Slave Mode	
Table 3 - Output Timing Generation	
Table 4 - Delay for Variable Delay Mode	. 35
Table 5 - Connection Memory Low After Block Programming	
Table 6 - Connection Memory High After Block Programming.	
Table 7 - ZL50021 Operating Modes	
Table 8 - Preferred Reference Selection Options	
Table 9 - DPLL Input Reference Frequencies	
Table 10 - Generated Output Frequencies.	
Table 11 - Values for Single Period Limits	
Table 12 - Default Values for Single Period Limits	
Table 13 - Multi-period Hysteresis Limits	
Table 14 - Input and Output Voice and Data Coding	
Table 15 - Definition of the Four Quadrant Frames	
Table 16 - Quadrant Frame Bit Replacement	
Table 17 - Address Map for Registers (A13 = 0)	
Table 18 - Control Register (CR) Bits	
Table 19 - Internal Mode Selection Register (IMS) Bits	
Table 20 - Software Reset Register (SRR) Bits	
Table 21 - Output Clock and Frame Pulse Control Register (OCFCR) Bits	
Table 22 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits	
Table 23 - FPo_OFF[n] Register (FPo_OFF[n]) Bits	
Table 24 - Internal Flag Register (IFR) Bits - Read Only Table 25 - DEB Error Flag Register 0 (DEBER0) Bits - Read Only	
Table 25 - BER Error Flag Register 0 (BERFR0) Bits - Read Only Table 26 - DEB Error Flag Register 1 (DEBER4) Bits - Read Only	
Table 26 - BER Error Flag Register 1 (BERFR1) Bits - Read Only Table 27 - DEB Desciver Lock Desister 0 (DEDL D0) Dits	
Table 27 - BER Receiver Lock Register 0 (BERLR0) Bits - Read Only Table 20 - DEB Receiver Lock Register 1 (DEBL D1) Dits - Read Only	
Table 28 - BER Receiver Lock Register 1 (BERLR1) Bits - Read Only Table 28 - BER Receiver Lock Register 1 (BERLR1) Bits - Read Only	
Table 29 - DPLL Control Register (DPLLCR) Bits	
Table 30 - Reference Frequency Register (RFR) Bits	
Table 31 - Centre Frequency Register - Lower 16 Bits (CFRL)	
Table 32 - Centre Frequency Register - Upper 10 Bits (CFRU).	
Table 33 - Software Delta Frequency Register (SWDFR) Bits	
Table 34 - Frequency Offset Register (FOR) Bits - Read Only	
Table 35 - Frequency Locking Range Register (FLRR) Bits	
Table 36 - Lock Detector Threshold Register (LDTR) Bits	
Table 37 - Lock Detector Interval Register (LDIR) Bits	. 73
Table 38 - Slew Rate Limit Register (SRLR) Bits	. 74
Table 39 - Bandwidth Control Register (BWCR) Bits	. 74
Table 40 - Reference Change Control Register (RCCR) Bits	. 76
Table 41 - Reference Change Status Register (RCSR) Bits - Read Only	. 78
Table 42 - Multi-period Near Upper Limit Register - Lower 16 Bits (MPNULRL)	. 79
Table 43 - Multi-period Near Upper Limit Register - Upper 16 Bits (MPNULRU).	
Table 44 - Multi-period Far Upper Limit Register - Lower 16 Bits (MPFULRL)	
Table 45 - Multi-period Far Upper Limit Register - Upper 16 Bits (MPFULRU)	
Table 46 - Multi-period Near Lower Limit Register - Lower 16 Bits (MPNLLRL)	
Table 47 - Multi-period Near Lower Limit Register - Upper 16 Bits (MPNLLRU)	
Table 48 - Multi-period Far Lower Limit Register - Lower 16 Bits (MPFLLRL).	

List of Tables

Table 40 Multi period For Lower Limit Desister - Lipper 46 Dite (MDELL DLI)	00
Table 49 - Multi-period Far Lower Limit Register - Upper 16 Bits (MPFLLRU)	
Table 50 - Multi-period Count Register - Lower 16 Bits (RnMPCRL) Bits, (n = 0 - 3)	83
Table 51 - Multi-period Count Register - Upper 16 Bits (RnMPCRU) Bits, (n = 0 - 3)	
Table 52 - Upper Limit Register (RnULR) Bits, (n = 0 - 3)	
Table 53 - Lower Limit Register (RnLLR) Bits, (n = 0 - 3)	86
Table 54 - Interrupt Register (IR) Bits - Read Only	
Table 55 - Interrupt Mask Register (IMR) Bits	
Table 56 - Interrupt Clear Register (ICR) Bits	88
Table 57 - Reference Failure Status Register (RSR) Bits - Read Only	89
Table 58 - Reference Mask Register (RMR) Bits	90
Table 59 - Reference Frequency Status Register (RFSR) Bits - Read only.	92
Table 60 - Output Jitter Control Register (OJCR) Bits	94
Table 61 - Stream Input Control Register 0 - 31 (SICR0 - 31) Blts	94
Table 62 - Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits	96
Table 63 - Stream Output Control Register 0 - 31 (SOCR0 - 31) Bits	98
Table 64 - BER Receiver Start Register [n] (BRSR[n]) Bits	99
Table 65 - BER Receiver Length Register [n] (BRLR[n]) Bits	99
Table 66 - BER Receiver Control Register [n] (BRCR[n]) Bits	100
Table 67 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only.	100
Table 68 - Address Map for Memory Locations (A13 = 1)	101
Table 69 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0	102
Table 70 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1	103
Table 71 - Connection Memory High (CM_H) Bit Assignment	104

Changes Summary

The following table captures the changes from the October 2004 issue.

Page	Item	Change
39, 77, 79	Section 12.1, "DPLL Timing Modes" on page 39 RCCR Register bits "FDM1 - 0" on page 77 RCSR Register bits "DPM1 - 0" on page 79	 The on-chip DPLL's normal, holdover, automatic, and freerun modes are now collectively referred to as DPLL timing modes instead of operation modes. This change is to avoid confusion with the two main device operating modes; the master and slave modes.
40, 41	Section 12.1.3.1, "Automatic Reference Switching Without Preferences" on page 40 and Section 12.1.3.2, "Automatic Reference Switching With Preference" on page 41	• Section 12.1.3.1 and Section 12.1.3.2 added to clarify the DPLL's automatic reference switching with and without preference operations in Automatic Timing Mode.
43, 46	Section 12.1.4, "Freerun Mode" on page 43, and Section 15.4, "Fast Locking Mode" on page 46	 Added description to specify that the device should not be in freerun and fast lock modes simultaneously. This is important in order to avoid incorrect output frame pulse generation.
73	Table 36, Lock Detector Threshold Register (LDTR) Bits	Clarified threshold calculations.
75	Table 39, "Bandwidth Control Register (BWCR) Bits" Note 3.	 Added a table footnote to specify that the DPLL's fastlock and freerun modes should not be set simultaneously.
76	Table 40, "Reference Change Control Register (RCCR) Bits" Bits "PRS1 - 0" and Bits "PMS2 - 0"	 Added description to clarify that only two consecutive references can be used in automatic timing mode with a preferred reference.
77	Table 40, "Reference Change Control Register (RCCR) Bits", Bits "FDM1 - 0"	 Added description to specify that the DPLL's fastlock and freerun modes should not be set simultaneously.

1.0 Pinout Diagrams

1.1 BGA Pinout

١	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
A	V _{SS}	STi29	STi28	STi27	STi25	STi26	STi24	NC	NC	STio22	STio23	STio21	STio20	NC	NC	V _{SS}	А
В	STi31	STi10	STi5	STi4	CKo2	STi0	CKo0	REF2	V _{DD} _ corea	FPi	СКі	IC_ OPEN	IC_ OPEN	OSCi	ODE	STio19	в
С	STi30	STi9	V _{SS}	STi7	STi6	STi1	CKo1	REF_ FAIL2	V _{SS}	IC_ OPEN	IC_ OPEN	OSC0	IC_GND	V _{SS}	STio15	STio18	с
D	STi17	STi11	V _{DD_IO}	STi3	STi2	CKo4	REF3	REF1	REF_ FAIL0	V _{SS}	FPo_ OFF1	OSC_ EN	STio13	V _{DD_IO}	STio14	STio16	D
E	STi16	STi14	STi8	V _{DD_IO}	V _{SS}	V _{DD} _ core	REF_ FAIL3	REF_ FAIL1	REF0	NC	V _{DD} _ core	V _{SS}	V _{DD_IO}	STio12	FPo2	STio17	E
F	STi19	STi15	STi12	STi13	V _{DD_IO}	V _{DD} _ core	V _{DD} _ core	V _{SS}	V _{SS}	V _{DD} _ core	V _{DD} _ core	V _{DD_IO}	IC_ OPEN	FPo3	FPo_ OFF2	STOHZ15	F
G	STi18	RESET	IC_GND	IC_ OPEN	TDo	V _{DD_IO}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DD_IO}	A12	A13	FPo1	FPo0	STOHZ14	G
н	STi21	V _{SS}	V _{SS}	V _{DD} _ corea	CKo5	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	A7	A9	A10	FPo_ OFF0	A11	STOHZ12	н
J	STi20	V _{DD_IOA}	V _{DD_IOA}	V _{SS}	V _{SS}	CKo3	V _{SS}	V _{SS}	V _{SS}	V _{SS}	A3	A4	A5	A8	A6	STOHZ13	J
к	STi22	V _{SS}	TMS	V _{SS}	V _{DD} _ corea	V _{DD_IO}	V_{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DD_IO}	IC_ OPEN	A0	A2	A1	STOHZ11	к
L	STi23	V _{DD} _ corea	TRST	тск	V _{DD_IO}	V _{DD} _ core	V _{DD} _ core	V _{SS}	V _{SS}	V _{DD} _ core	V _{DD} _ core	V _{DD_IO}	STio10	STio11	STio9	STOHZ10	L
М	STio25	NC	TDi	D0	V _{SS}	V _{DD} _ core	V _{DD} _ core	D6	D10	V _{DD} _ core	V _{DD} _ core	V _{SS}	<u>MOT</u> _INTEL	MODE_ 4M0	STio8	STOHZ9	м
N	STio24	NC	V _{DD_IO}	STio0	STOHZ3	D1	D5	D7	D11	D13	R/W _WR	DTA_ RDY	STio4	V _{DD_IO}	STOHZ5	STOHZ8	N
Ρ	STio26	NC	V _{SS}	STio1	STio3	STOHZ1	D3	D8	D14	IRQ	STio5	STOHZ4	STOHZ6	V _{SS}	STOHZ7	NC	Р
R	STio27	NC	STOHZ0	STio2	STOHZ2	D2	D4	D9	D12	D15	CS	DS_RD	MODE_ 4M1	STio6	STio7	NC	R
Т	V _{SS}	STio28	STio29	STio31	STio30	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	V _{SS}	т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Note: A1 corner identified by metallized marking.

Note: Pinout is shown as viewed through top of package.

Figure 2 - ZL50021 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)

1.2 QFP Pinout




Figure 3 - ZL50021 256-Lead 28 mm x 28 mm LQFP (top view)

2.0 Pin Description

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
E6, E11, F6, F7, F10, F11, L6, L7, L10, L11, M6, M7, M10, M11	19, 33, 45, 83, 95, 109, 146, 173, 213, 233	V _{DD_CORE}	Power Supply for the core logic: +1.8 V
H4, K5, B9, L2	217, 231, 157, 224	V _{DD_COREA}	Power Supply for analog circuitry: +1.8V
D3, D14, E4, E13, F5, F12, G6, G11, K6, K11, L5, L12, N3, N14	5, 15, 29, 49, 57, 69, 79, 101, 113, 121, 133, 143, 160, 169, 177, 186, 195, 207, 241, 249	V _{DD_IO}	Power Supply for I/O: +3.3 V
J2, J3	220, 226	V _{DD_IOA}	Power Supply for the CKo5 and CKo3 outputs: +3.3V
A1, A16, C3, C9, C14, D10, E5, E12, F8, F9, G7, G8, G9, G10, H2, H3, H6, H7, H8, H9, H10, J4, J5, J7, J8, J9, J10, K2, K4, K7, K8, K9, K10, L8, L9, M5, M12, P3, P14, T1, T16	8, 17, 21, 31, 35, 47, 50, 60, 71, 81, 85, 97, 103, 111, 114, 123, 142, 145, 147, 156, 158, 162, 171, 175, 178, 188, 199, 209, 214, 216, 218, 222, 223, 228, 230, 232, 235, 242, 251	V _{SS}	Ground

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
K3	234	TMS	Test Mode Select (5 V-Tolerant Input with Internal Pull-up): JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up resistor when it is not driven.
L4	238	ТСК	Test Clock (5 V-Tolerant Schmitt-Triggered Input with Internal Pull-up): Provides the clock to the JTAG test logic.
L3	239	TRST	Test Reset (5 V-Tolerant Input with Internal Pull-up): Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low during power-up to ensure that the device is in the normal functional mode. When JTAG is not being used, this pin should be pulled low during normal operation.
М3	240	TDi	Test Serial Data In (5 V-Tolerant Input with Internal Pull-up): JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up resistor when it is not driven.
G5	212	TDo	Test Serial Data Out (5 V-Tolerant Three-state Output): JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG is not enabled.
B12, B13, C10, C11, F13, G4, K12	80, 105, 150, 151, 152, 153, 210	IC_OPEN	Internal Test Mode (5V-Tolerant Input with Internal Pull-down): These pins may be left unconnected.
C13, G3	144, 208	IC_GND	Internal Test Mode Enable (5 V-Tolerant Input): These pins MUST be low.
A8, A9, A14, A15, E10, M2, N2, P2, P16, R2, R16, T6, T7, T8, T9, T10, T11, T12, T13, T14, T15	61, 62, 63, 64, 65, 66, 134, 135, 136, 137, 138, 139, 140, 215, 219, 225, 229, 236, 237	NC	No Connect: These pins MUST be left unconnected.
M14, R13	46, 48	MODE_4M0, MODE_4M1	4M Input Clock Mode 0 to 1 (5V-Tolerant Input with internal pull-down) These two pins should be tied together and are typically used to select CKi = 4.096MHz operation. See Table 7, "ZL50021 Operating Modes" on page 38 for a detailed explanation. See Table 18, "Control Register (CR) Bits" on page 56 for CKi and FPi selection using the CKIN1 - 0 bits.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
D12	107	OSC_EN	Oscillator Enable (5 V-Tolerant Input with Internal Pull-down): If tied high, this pin indicates that there is a 20 MHz external oscillator interfacing with the device. If tied low, there is no oscillator and CKi will be used for master clock generation. If the DPLL is activated, an external oscillator is required and this pin MUST be tied high.
C12	149	OSCo	Oscillator Clock Output (3.3 V Output) If OSC_EN = '1', this pin should be connected to a 20 MHz crystal (see Figure 23 on page 105) or left unconnected if a clock oscillator is connected to OSCi pin under normal operation (see Figure 24 on page 106). If OSC_EN = 0, this pin MUST be left unconnected.
B14	148	OSCi	Oscillator Clock Input (3.3 V Input) If OSC_EN = '1', this pin should be connected to a 20 MHz crystal (see Figure 23 on page 105) or to a clock oscillator under normal operation (see Figure 24 on page 106). If OSC_EN = 0, this pin MUST be driven high or low by connecting either to V_{DD_IO} or to ground.
E9, D8, B8, D7	161, 164, 166, 168	REF0 - 3	DPLL Reference Inputs 0 to 3 (5 V-Tolerant Schmitt-Triggered Inputs) If the device is in Master mode, these input pins accept 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz timing references independently. One of these inputs is defined as the preferred or forced input reference for the DPLL. The Reference Change Control Register (RCCR) selects the control of the preferred reference. These pins are ignored if the device is in slave mode unless SLV_DPLLEN (bit 13) in the Control Register (CR) is set. When these input pins are not in use, they MUST be driven high or low by connecting either to $V_{DD_{-}IO}$ or to ground.
D9, E8, C8, E7	159, 163, 165, 167	REF_FAIL0 - 3	Failure Indication for DPLL References 0 to 3 (5 V-Tolerant Three-state Outputs) These output pins are used to indicate input reference failure when the device is in master mode.If REF0 fails, REF_FAIL0 will be driven high.If REF1 fails, REF_FAIL1 will be driven high.If REF2 fails, REF_FAIL2 will be driven high.If REF3 fails, REF_FAIL2 will be driven high.If REF3 fails, REF_FAIL3 will be driven high.If the device is in slave mode, these pins are driven low, unlessSLV_DPLLEN (bit 13) in the Control Register (CR) is set.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
G15, G14, E15, F14	102, 106, 110, 112	FPo0 - 3	ST-BUS/GCI-Bus Frame Pulse Outputs 0 to 3 (5 V-Tolerant Three-state Outputs) FPo0: 8 kHz frame pulse corresponding to the 4.096 MHz output clock of CK00. FPo1: 8 kHz frame pulse corresponding to the 8.192 MHz output clock of CK01. FPo2: 8 kHz frame pulse corresponding to 16.384 MHz output clock of CK02. FPo3: Programmable 8 kHz frame pulse corresponding to 4.096 MHz, 8.192 MHz, 16.384 MHz, or 32.768 MHz output clock of CK03. In Divided Slave modes, the frame pulse width of FPo0 - 3 cannot be narrower than the input frame pulse (FPi) width.
H14, D11	100, 104	FPo_OFF0 - 1	Generated Offset Frame Pulse Outputs 0 to 1 (5 V-Tolerant Three-state Outputs) Individually programmable 8 kHz frame pulses, offset from the output frame boundary by a programmable number of channels.
F15	108	FPo_OFF2 or FPo5	Generated Offset Frame Pulse Output 2 or 19.44 MHz Frame Pulse Output (5 V-Tolerant Three-state Output) As FPo_OFF2, this is an individually programmable 8 kHz width frame pulse, offset from the output frame boundary by a programmable number of channels. By programming the FP19EN (bit 10) of FPOFF2 register to high, this signal becomes FPo5, a non-offset frame pulse corresponding to the 19.44 MHz clock presented on CKo5. FPo5 is only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes.
B7, C7, B5, J6, D6, H5	170, 172, 174, 227, 176, 221	CKo0 - 5	ST-BUS/GCI-Bus Clock Outputs 0 to 5 (5 V-Tolerant Three-state Outputs) CK00: 4.096 MHz output clock. CK01: 8.192 MHz output clock. CK02: 16.384 MHz output clock. CK03: 4.096 MHz, 8.192 MHz, 16.384 MHz or 32.768 MHz programmable output clock CK04: 1.544 MHz or 2.048 MHz programmable output clock CK05: 19.44 MHz output clock See Section 6.0 on page 24 for details. In Divided Slave mode, the frequency of CK00 - 3 cannot be higher than input clock (CKi). CK04 and CK05 are only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
B10	155	FPi	ST-BUS/GCI-BusFramePulseInput(5 V-TolerantSchmitt-Triggered Input)This pin accepts the frame pulse which stays active for 61 ns,122 ns or 244 ns at the frame boundary. The frame pulsefrequency is 8 kHz.The frame pulse associated with the highest input or output datarate must be applied to this pin when the device is operating inDivided Slave mode or Master mode. The exception is if the deviceis operating in Master mode with loopback (i.e., CKi_LP is set inthe Control Register). In that case, this input must be tied high orlow externally.When the device is operating in Multiplied Slave mode, the framepulse associated with the highest input data rate must be appliedto this pin.For all modes (except Master mode with loopback), if the data rateis 16.384 Mbps, a 61 ns wide frame pulse must be used.By default, the device accepts a negative frame pulse in ST-BUSformat, but it can accept a positive frame pulse instead if theFPINP bit is set high in the Control Register (CR). It can accept aGCI-formatted frame pulse by programming the FPINPOS bit inthe Control Register (CR) to high.
B11	154	СКі	ST-BUS/GCI-Bus Clock Input (5 V-Tolerant Schmitt Triggered Input) This pin accepts a 4.096 MHz, 8.192 MHz or 16.384 MHz clock. The clock frequency associated with twice the highest input or output data rate must be applied to this pin when the device is operating in either Divided Slave mode or Master mode. The exception is if the device is operating in Master mode with loopback (i.e., CKi_LP is set in the Control Register). In that case, this input must be tied high or low externally. The clock frequency associated with twice the highest input data rate must be applied to this pin when the device is operating in Multiplied Slave mode. In all modes of operation (except Master mode with loopback), when data is running at 16.384 Mbps, a 16.384 MHz clock must be used. By default, the clock falling edge defines the input frame boundary, but the device allows the clock rising edge to define the frame boundary by programming the CKINP bit in the Control Register (CR).

PBGA Pin Number	LQFP Pin Number	Pin Name	Description	
B6, C6, D5, D4, B4, B3, C5, C4, E3, C2, B2, D2, F3, F4, E2, F2, E1, D1, G1, F1, J1, H1, K1, L1, A7, A5, A6, A4, A3, A2, C1, B1	179, 180, 181, 182, 183, 184, 185, 187, 198, 200, 201, 202, 203, 204, 205, 206, 243, 244, 245, 246, 247, 248, 250, 252, 189, 190, 191, 192, 193, 194, 196, 197	STi0 -31	Serial Input Streams 0 to 31 (5 V-Tolerant Inputs with Enabled Internal Pull-downs) The data rate of each input stream can be selected independently using the Stream Input Control Registers (SICR[n]). In the 2.048 Mbps mode, these pins accept serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins accept serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins accept serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins accept TDM data streams at 16.384 Mbps with 256 channels per frame.	
N4, P4, R4, P5, N13, P11, R14, R15, M15, L15, L13, L14, E14, D13, D15, C15, D16, E16, C16, B16, A13, A12, A10, A11, N1, M1, P1, R1, T2, T3, T5, T4	6, 7, 9, 10, 51, 52, 53, 54, 70, 72, 73, 74, 115, 116, 117, 118, 125, 126, 127, 128, 129, 130, 131, 132, 253, 254, 255, 256, 1, 2, 3, 4	STio0 - 31	Serial Output Streams 0 to 31 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os with Enabled Internal Pull-downs) The data rate of each output stream can be selected independently using the Stream Output Control Registers (SOCR[n]). In the 2.048 Mbps mode, these pins output serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins output serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins output serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins output serial TDM data streams at 16.384 Mbps with 256 channels per frame. These output streams can be used as bi-directionals by programming BDH (bit 7) and BDL (bit 6) of Internal Mode Selection (IMS) register.	
R3, P6, R5, N5, P12, N15, P13, P15, N16, M16, L16, K16, H16, J16, G16, F16	11, 12, 13, 14, 55, 56, 58, 59, 75, 76, 77, 78, 119, 120, 122, 124	STOHZ0 - 15	Serial Output Streams High Impedance Control 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state Outputs) These pins are used to enable (or disable) external three-state buffers. When an output channel is in the high impedance state, the STOHZ drives high for the duration of the corresponding output channel. When the STio channel is active, the STOHZ drives low for the duration of the corresponding output channel. STOHZ outputs are available for STio0 - 15 only.	

PBGA Pin Number	LQFP Pin Number	Pin Name	Description		
B15	141	ODE	Output Drive Enable (5 V-Tolerant Input with Internal Pull-up) This is the output enable control for STio0 - 31 and the output-driven-high control for STOHZ0 - 15. When it is high, STiou - 31 and STOHZ0 - 15 are enabled. When it is low, STio0 - 31 are tristated and STOHZ0 - 15 are driven high.		
M4, N6, R6, P7, R7, N7, M8, N8, P8, R8, M9, N9, R9, N10, P9, R10	16, 18, 20, 22, 23, 24, 25, 26, 27, 28, 30, 32, 34, 36, 37, 38	D0 - 15	Data Bus 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os): These pins form the 16-bit data bus of the microprocessor port.		
N12	44	DTA_RDY	Data Transfer Acknowledgment_Ready (5 V-Tolerant Three-state Output) This active low output indicates that a data bus transfer is complete for the Motorola interface. For the Intel interface, it indicates a transfer is completed when this pin goes from low to high. An external pull-up resistor MUST hold this pin at HIGH level for the Motorola mode. An external pull-down resistor MUST hold this pin at LOW level for the Intel mode.		
R11	40	CS	Chip Select (5 V-Tolerant Input) Active low input used by the Motorola or Intel microprocessor to enable the microprocessor port access.		
N11	39	R/W_WR	Read/Write_Write (5 V-Tolerant Input) This input controls the direction of the data bus lines (D0 - 15) during a microprocessor access. For the Motorola interface, this pin is set high and low for the read and write access respectively. For the Intel interface, a write access is indicated when this pin goes low.		
R12	42	DS_RD	Data Strobe_Read (5 V-Tolerant Input): This active low input works in conjunction with CS to enable the microprocessor port read and write operations for the Motorola interface. A read access is indicated when it goes low for the Intel interface.		
K13, K15, K14, J11, J12, J13, J15, H11, J14, H12, H13, H15, G12, G13	82, 84, 86, 87, 88, 89, 90, 91, 92, 93, 94, 96, 98, 99	A0 - 13	Address 0 to 13 (5 V-Tolerant Inputs): These pins form the 14-bit address bus to the internal memories and registers.		

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
M13	41	MOT_INTEL	Motorola_Intel (5 V-Tolerant Input with Internal Pull-up) This pin selects the Motorola or Intel microprocessor interface to be connected to the device. When this pin is unconnected or connected to high, Motorola interface is assumed. When this pin is connected to ground, Intel interface should be used.
P10	43	ĪRQ	Interrupt (5 V-Tolerant Three-state Output): This programmable active low output indicates that the internal operating status of the DPLL has changed. An external pull-up resistor MUST hold this pin at HIGH level.
G2	211	RESET	Device Reset (5 V-Tolerant Input with Internal Pull-up) This input (active LOW) puts the device in its reset state that disables the STio0 - 31 drivers and drives the STOHZ0 - 15 outputs to high. It also preloads registers with default values and clears all internal counters. To ensure proper reset action, the reset pin must be low for longer than 1 μ s. Upon releasing the reset signal to the device, the first microprocessor access cannot take place for at least 600 μ s due to the time required to stabilize the device and the crystal oscillator from the power-down state. Refer to Section Section 17.2 on page 49 for details.

3.0 Device Overview

The device has thirty-two ST-BUS/GCI-Bus inputs (STi0 - 31) and thirty-two ST-BUS/GCI-Bus outputs (STio0 - 31). STio0 - 31 can also be configured as bi-directional pins, in which case STi0 - 31 will be ignored. It is a non-blocking digital switch with 4096 64 kbps channels and is capable of performing rate conversion between ST-BUS/GCI-Bus inputs and ST-BUS/GCI-Bus outputs. The ST-BUS/GCI-Bus inputs accept serial input data streams with data rates of 2.048, 4.096, 8.192 and 16.384 Mbps on a per-stream basis. The ST-BUS/GCI-Bus outputs deliver serial data streams with data rates of 2.048, 4.096, 8.192 and 16.384 Mbps on a per-stream basis. The ST-BUS/GCI-Bus outputs deliver serial data streams with data rates of 2.048, 4.096, 8.192 and 16.384 Mbps on a per-stream basis. The ST-BUS/GCI-Bus outputs deliver serial data streams with data rates of 2.048, 4.096, 8.192 and 16.384 Mbps on a per-stream basis. The ST-BUS/GCI-Bus outputs deliver serial data streams with data rates of 2.048, 4.096, 8.192 and 16.384 Mbps on a per-stream basis. The ST-BUS/GCI-Bus outputs deliver serial data streams with data rates of 2.048, 4.096, 8.192 and 16.384 Mbps on a per-stream basis. The device also provides sixteen high impedance control outputs (STOHZ0 - 15) to support the use of external ST-BUS/GCI-Bus tristate drivers for the first sixteen ST-BUS/GCI-Bus outputs (STio0 -15).

By using Zarlink's message mode capability, microprocessor data stored in the connection memory can be broadcast to the output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS/GCI-Bus devices.

The device uses the ST-BUS/GCI-Bus input frame pulse (FPi) and the ST-BUS/GCI-Bus input clock (CKi) to define the input frame boundary and timing for sampling the ST-BUS/GCI-Bus input streams with various data rates. The output data streams will be driven by and have their timing defined by FPi and CKi in Divided Slave mode. In Multiplied Slave mode, the output data streams will be driven by an internally generated clock, which is multiplied from CKi internally. In Master mode, the on-chip DPLL will drive the output data streams and provide output clocks and frame pulses. Refer to Application Note ZLAN-120 for further explanation of the different modes of operation.

When the device is in Master mode, the DPLL is phase-locked to one of four DPLL reference signals, REF0 - 3, which are sourced by an external 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz reference signal. The on-chip DPLL also offers jitter attenuation, reference switching, reference monitoring, freerun and holdover functions. The jitter performance exceeds the Stratum 3 specification. The intrinsic jitter of all output clocks is less than 1 ns (except for the 1.544 MHz output).

There are two slave modes for this device:

The first is the Divided Slave mode. In this mode, output streams are clocked by input CKi. Therefore the output streams have exactly the same jitter as the input streams. The output data rate can be the same as or lower than

the input data rate, but the output data rate cannot be higher than what CKi can drive. For example, if CKi is 4.096 MHz, the output data rate cannot be higher than 2.048 Mbps. The second slave mode is called Multiplied Slave mode. In this mode, CKi is used to generate a 16.384 MHz clock internally, and output streams are driven by this 16.384 MHz clock. In Multiplied Slave mode, the data rate of output streams can be any rate, but output jitter may not be exactly the same as input jitter.

A Motorola or Intel compatible non-multiplexed microprocessor port allows users to program the device to operate in various modes under different switching configurations. Users can use the microprocessor port to perform internal register and memory read and write operations. The microprocessor port has a 16-bit data bus, a 14-bit address bus and six control signals (MOT_INTEL, CS, DS_RD, R/W_WR, IRQ and DTA_RDY).

The device supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

4.0 Data Rates and Timing

The ZL50021 has 32 serial data inputs and 32 serial data outputs. Each stream can be individually programmed to operate at 2.048, 4.096, 8.192 or 16.384 Mbps. Depending on the data rate there will be 32 channels, 64 channels, 128 channels or 256 channels, respectively, during a 125 μ s frame.

The output streams can be programmed to operate as bi-directional streams. The output streams are divided into two groups to be programmed into bi-directional mode. By setting BDL (bit 6) in the Internal Mode Selection (IMS) register, input streams 0 - 15 (STi0 - 15) are internally tied low, and output streams 0 - 15 (STi0 - 15) are set to operate in a bi-directional mode. Similarly, when BDH (bit 7) in the Internal Mode Selection (IMS) register is set, input streams 16 - 31 (STi16 - 31) are internally tied low, and output streams 16 - 31 (STi06 - 31) are set to operate in bi-directional mode. The groups do not have to be set into the same mode. Therefore it is possible to have half of the streams operating in bi-directional mode while the other half is operating in normal input/output mode.

The input data rate is set on a per-stream basis by programming STIN[n]DR3 - 0 (bits 3 - 0) in the Stream Input Control Register 0 - 31 (SICR0 - 31). The output data rate is set on a per-stream basis by programming STO[n]DR3 - 0 (bits 3 - 0) in the Stream Output Control Register 0 - 31 (SOCR0 - 31). The output data rates do not have to match or follow the input data rates. The maximum number of channels switched is limited to 4096 channels. If all 32 input streams were operating at 16.384 Mbps (256 channels per stream), this would result in 8192 channels. Memory limitations prevent the device from operating at this capacity. A maximum capacity of 4096 channels will occur if half of the total streams are operating at 16.384 Mbps or all streams are operating at 8.192 Mbps. With all streams operating at 4.096 Mbps, the switching capacity is reduced to 2048 channels. And with all streams operating at 2.048 Mbps, the capacity will be further reduced to 1024 channels. However, as each stream can be programmed to a different data rate, any combination of data rates can be achieved, as long as the total channel count does not exceed 4096 channels. It should be noted that only full stream can be programmed for use. The device does not allow fractional streams.

4.1 External High Impedance Control, STOHZ0 - 15

There are 16 external high impedance control signals, STOHZ0 - 15, that are used to control the external drivers for per-channel high impedance operations. Only the first sixteen ST-BUS/GCI-Bus (STio0 - 15) outputs are provided with corresponding STOHZ signals. The STOHZ outputs deliver the appropriate number of control timeslot channels based on the output stream data rate. Each control timeslot lasts for one channel time. When the ODE pin is high and the OSB (bit 2) of the Control Register (CR) is also high, STOHZ0 - 15 are enabled. When the ODE pin, OSB (bit 2) of the Control Register (CR) or the RESET pin is low, STOHZ0 - 15 are driven high, together with all the ST-BUS/GCI-Bus outputs being tristated. Under normal operation, the corresponding STOHZ outputs of any unused ST-BUS/GCI-Bus channel (high impedance) are driven high. Refer to Figure 18 on page 34.

4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing

The input clock for the ZL50021 can be arranged in one of three different ways. These different ways will be explained further in Section 11.1 to Section 11.3 on page 39. Depending on the mode of operation, the input clock, CKi, will be based on the highest data rate of either the input or both the input and output data rates. The user has

to program the CKIN1 - 0 (bits 6 - 5) in the Control Register (CR) to indicate the width of the input frame pulse and the frequency of the input clock supplied to the device.

In Master mode and Divided Slave mode, the input clock, CKi, must be at least twice the highest input or output data rate. For example, if the highest input data rate is 4.096 Mbps and the highest output data rate is 8.192 Mbps, the input clock, CKi, must be 16.384 MHz, which is twice the highest overall data rate. The only exception to this is for 16.384 Mbps input or output data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

In Master mode, CKo2 and FPo2 can be programmed to be used as CKi and FPi by setting CKi_LP (bit 10) in the Control Register (CR). This will internally loop back the CKo2 and FPo2 timing. When this bit is set, CKi and FPi must be tied low or high externally.

Highest <u>Input or Output</u> Data Rate	CKIN 1-0 Bits	Input Clock Rate (CKi)	Input Frame Pulse (FPi)
16.384 Mbps or 8.192 Mbps	00	16.384 MHz	8 kHz (61 ns wide pulse)
4.096 Mbps	01	8.192 MHz	8 kHz (122 ns wide pulse)
2.048 Mbps	10	4.096 MHz	8 kHz (244 ns wide pulse)

Table 1 - CKi and FPi Configurations	for Master and Divided Slave Modes
Table 1 - CRI and I FI Configurations	TOT Master and Divided Slave Modes

In Multiplied Slave mode, the input clock, CKi, must be at least twice the highest input data rate, regardless of the output data rate. Following the example above, if the highest input data rate is 4.096 Mbps, the input clock, CKi, must be 8.192 MHz, regardless of the output data rate. The only exception to this is for 16.384 Mbps input data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

Highest <u>Input</u> Data Rate	CKIN 1-0 Bits	Input Clock Rate (CKi)	Input Frame Pulse (FPi)
16.384 Mbps or 8.192 Mbps	00	16.384 MHz	8 kHz (61 ns wide pulse)
4.096 Mbps	01	8.192 MHz	8 kHz (122 ns wide pulse)
2.048 Mbps	10	4.096 MHz	8 kHz (244 ns wide pulse)

Table 2 - CKi and FPi Configurations for Multiplied Slave Mode

The ZL50021 accepts positive and negative ST-BUS/GCI-Bus input clock and input frame pulse formats via the programming of CKINP (bit 8) and FPINP (bit 7) in the Control Register (CR). By default, the device accepts the negative input clock format and ST-BUS format frame pulses. However, the switch can also accept a positive-going clock format by programming CKINP (bit 8) in the Control Register (CR). A GCI-Bus format frame pulse can be used by programming FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR).




Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR




Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR




Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR

5.0 ST-BUS and GCI-Bus Timing

The ZL50021 is capable of operating using either the ST-BUS or GCI-Bus standards. The output timing that the device generates is defined by the bus standard. In the ST-BUS standard, the output frame boundary is defined by the falling edge of CKo while FPo is low. In the GCI-Bus standard, the frame boundary is defined by the rising edge of CKo while FPo goes high. The data rates define the number of channels that are available in a 125 μ s frame pulse period.

By default, the ZL50021 is configured for ST-BUS input and output timing. To set the input timing to conform to the GCI-Bus standard, FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR) must be set. To set output timing to conform to the GCI-Bus standard, FPO[n]P and FPO[n]POS must be set in the Output Clock and Frame Pulse Selection Register (OCFSR). The CKO[n]P bits in the Output Clock and Frame Pulse Selection Register control the polarity (positive-going or negative-going) of the output clocks.

6.0 Output Timing Generation

The ZL50021 generates frame pulse and clock timing. There are five output frame pulse pins (FPo0 - 3, 5) and six output clock pins (CKo0 - 5). All output frame pulses are 8 kHz output signals. By default, the output frame boundary is defined by the falling edge of the CKo0, while FPo0 is low. At the output frame boundary, the CKo1, CKo2 and CKo3 output clocks will by default have a falling edge, while FPo1, FPo2 and FPo3 will be low. At the output frame boundary, CKo4 will by default have a falling edge while FPo0 is low (CKo4 has no corresponding output frame pulse). At the output frame boundary, CKo5 will by default have a rising edge while FPo5 (FPo_OFF2) will be low. The duration of the frame pulse low cycle and the frequency of the corresponding output clock are shown in Table 3 on page 25. Every frame pulse and clock output can be tristated by programming the enable bits in the Internal Mode Selection (IMS) register.

Pin Name	Output Timing Rate	Output Timing Unit
FPo0 pulse width	244	ns
CKo0	4.096	MHz
FPo1 pulse width	122	ns
CKo1	8.192	MHz
FPo2 pulse width	61	ns
CKo2	16.384	MHz
FPo3 pulse width	244, 122, 61 or 30	ns
CKo3	4.096, 8.192, 16.384 or 32.768	MHz
CKo4	1.544 or 2.048	MHz
FPo5 pulse width	51	ns
CKo5	19.44	MHz

 Table 3 - Output Timing Generation

The output timing is dependent on the operation mode that is selected. When the device is in Divided Slave mode, the frequencies on CKo0 - 3 cannot be greater than the input clock, CKi. For example, if the input clock is 8.192 MHz, the CKo2 pin will not produce a valid output clock and the CKo3 pin can only be programmed to output a 4.096 MHz or 8.192 MHz clock signal. The output clocks CKo4 - 5 will not generate valid outputs unless the SLV_DPLLEN (bit 13) of the Control Register (CR) is set.

In Master mode there are programmable output frame pulse, FPo3, and clock pins, CKo3 and CKo4. The outputs from FPo3 and CKo3 are programmed by the CKOFPO3SEL1 - 0 (bits 13 - 12) in the Output Clock and Frame Pulse Selection (OCFSR) register. The output clock pin, CKo4, is controlled by setting the CKO4SEL (bit 14) in the OCFSR register.

In Multiplied Slave mode, CKo4 and CKo5 are not available unless SLV_DPLLEN is set in the Control Register. All other clocks and frame pulses correspond to the timing shown in Table 3 above.

The device also delivers positive or negative output frame pulse and ST-BUS/GCI-Bus output clock formats via the programming of various bits in the Output Clock and Frame Pulse Selection Register (OCFSR). By default, the device delivers the negative output clock format. The ZL50021 can also deliver GCI-Bus format output frame pulses by programming bits of the Output Clock and Frame Pulse Selection Register (OCFSR). As there is a separate bit setting for each frame pulse output, some of the outputs can be set to operate in ST-BUS mode and others in GCI-Bus mode.

The following figures describe the usage of the FPO0P, FPO1P, FPO2P, FPO3P, CKO0P, CKO1P, CKO2P, CKO3P, CKO4P and CKO5P bits to generate the FPo0 - 3 and CKo0 - 5 timing. FPo_OFF2 is configured to provide the non-offset frame pulse corresponding to the 19.44 MHz clock on CKo5 by setting the FP19EN (bit 10) in the FPOFF2 register. In this instance, FPo_OFF2 can be labeled as FPo5.




Figure 7 - Output Timing for CKo0 and FPo0




Figure 8 - Output Timing for CKo1 and FPo1





Figure 9 - Output Timing for CKo2 and FPo2






Figure 11 - Output Timing for CKo4




Figure 12 - Output Timing for CKo5 and FPo5 (FPo_OFF2)

7.0 Data Input Delay and Data Output Advancement

Various registers are provided to adjust the input delay and output advancement for each input and output data stream. The input bit delay and output bit advancement can vary from 0 to 7 bits for each individual stream.

If input delay of less than a bit is desired, different sampling points can be used to handle the adjustments. The sampling point can vary from 1/4 to 4/4 with a 1/4-bit increment for all input streams, unless the stream is operating at 16.384 Mbps, in which case the fractional bit delay has a 1/2-bit increment. By default, the sampling point is set to the 3/4-bit location for non-16.384 Mbps data rates and the 1/2-bit location for the 16.384 Mbps data rate.

The fractional output bit advancement can vary from 0 to 3/4 bits, again with a 1/4-bit increment unless the output stream is operating at 16.38 Mbps, in which case the output fractional bit advancement has a 1/2-bit increment from 0 to 1/2 bit. By default, there is 0 output bit advancement.

Although input delay or output advancement features are available on streams which are operating in bi-directional mode it is not recommended, as it can easily cause bus contention. If users require this function, special attention must be given to the timing to ensure contention is minimized.

7.1 Input Bit Delay Programming

The input bit delay programming feature provides users with the flexibility of handling different wire delays when designing with source streams for different devices.

By default, all input streams have zero bit delay, such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The input delay is enabled by STIN[n]BD2-0 (bits 8 - 6) in the Stream Input Control Register 0 - 31 (SICR0 - 31) as described in Table 61 on page 94. The input bit delay can range from 0 to 7 bits.




Figure 13 - Input Bit Delay Timing Diagram (ST-BUS)

7.2 Input Bit Sampling Point Programming

In addition to the input bit delay feature, the ZL50021 allows users to change the sampling point of the input bit by programming STIN[n]SMP 1-0 (bits 5 - 4) in the Stream Input Control Register 0 - 31 (SICR0 - 31). For input streams operating at any rate except 16.384 Mbps, the default sampling point is at 3/4 bit and users can change the sampling point to 1/4, 1/2, 3/4 or 4/4 bit position. When the stream is operating at 16.384 Mbps, the default sampling point is 1/2 bit and can be adjusted to a 4/4 bit position.




Figure 14 - Input Bit Sampling Point Programming

The input delay is controlled by STIN[n]BD2-0 (bits 8 - 6) to control the bit shift and STIN[n]SMP1 - 0 (bits 5 - 4) to control the sampling point in the Stream Input Control Register 0 - 31 (SICR0 - 31).




Figure 15 - Input Bit Delay and Factional Sampling Point

7.3 Output Advancement Programming

This feature is used to advance the output data of individual output streams with respect to the output frame boundary. Each output stream has its own bit advancement value which can be programmed in the Stream Output Control Register 0 - 31 (SOCR0 - 31).

By default, all output streams have zero bit advancement such that bit 7 is the first bit that appears after the output frame boundary (assuming ST-BUS formatting). The output advancement is enabled by STO[n]AD 2 - 0 (bits 6 - 4) of the Stream Output Control Register 0 - 31 (SOCR0 - 31) as described in Table 63 on page 98. The output bit advancement can vary from 0 to 7 bits.




Figure 16 - Output Bit Advancement Timing Diagram (ST-BUS)

7.4 Fractional Output Bit Advancement Programming

In addition to the output bit advancement, the device has a fractional output bit advancement feature that offers better resolution. The fractional output bit advancement is useful in compensating for varying parasitic load on the serial data output pins.

By default all of the streams have zero fractional bit advancement such that bit 7 is the first bit that appears after the output frame boundary. The fractional output bit advancement is enabled by STO[n]FA 1 - 0 (bits 8 - 7) in the Stream Output Control Register 0 - 31 (SOCR0 - 31). For all streams running at any data rate except 16.384 Mbps the fractional bit advancement can vary from 0, 1/4, 1/2 to 3/4 bits. For streams operating at 16.384 Mbps, the fractional bit advancement can be set to either 0 or 1/2 bit.




Figure 17 - Output Fractional Bit Advancement Timing Diagram (ST-BUS)

7.5 External High Impedance Control Advancement

The external high impedance signals can be programmed to better match the timing required by the external buffers. By default, the output timing of the STOHZ signals follows the programmed channel delay and bit offset of their corresponding ST-BUS/GCI-Bus output streams. In addition, for all high impedance streams operating at any data rate except 16.384 Mbps, the user can advance the STOHZ signals a further 0, 1/4, 1/2, 3/4 or 4/4 bits by programming STOHZ[n]A 2 - 0 (bit 11 - 9) in the Stream Output Control Register. When the stream is operating at 16.384 Mbps, the additional STOHZ advancement can be set to 0, 1/2 or 4/4 bits by programming the same register.




Figure 18 - Channel Switching External High Impedance Control Timing

8.0 Data Delay Through the Switching Paths

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, select variable throughput delay to ensure minimum delay between input and output data. In wideband data applications, select constant delay to maintain the frame integrity of the information through the switch. The delay through the device varies according to the type of throughput delay selected by the V/C (bit 14) in the Connection Memory Low when CMM = 0.

8.1 Variable Delay Mode

Variable delay mode causes the output channel to be transmitted as soon as possible. This is a useful mode for voice applications where the minimum throughput delay is more important than frame integrity. The delay through the switch can vary from 7 channels to 1 frame + 7 channels. To set the device into variable delay mode, VAREN (bit 4) in the Control Register (CR) must be set before V/ \overline{C} (bit 14) in the Connection Memory Low when CMM = 0. If the VAREN bit is not set and the device is programmed for variable delay mode, the information read on the output stream will not be valid.

In variable delay mode, the delay depends on the combination of the source and destination channels of the input and output streams.

m = input channel number	n-m <= 0	0 < n-m < 7	n-m = 7		n-m > 7
n = output channel number			STio < STi	STio >= STi	
T = Delay between input and output	1 frame - (m-n)	1 frame + (n-m)		n-m	

Table 4 - Delay for Variable Delay Mode

For example, if Stream 4 Channel 2 is switched to Stream 5 Channel 9 with variable delay, the data will be output in the same 125 μ s frame. Contrarily, if Stream 6 Channel 1 is switched to Stream 9 Channel 3, the information will appear in the following frame.




Figure 19 - Data Throughput Delay for Variable Delay

8.2 Constant Delay Mode

In this mode, frame integrity is maintained in all switching configurations. The delay though the switch is 2 frames -Input Channel + Output Channel. This can result in a minimum of 1 frame + 1 channel delay if the last channel on a stream is switched to the first channel of a stream. The maximum delay is 3 frames - 1 channel. This occurs when the first channel of a stream is switched to the last channel of a stream. The constant delay mode is available for all output channels.

The data throughput delay is expressed as a function of ST-BUS/GCI-Bus frames, input channel number (m) and output channel number (n). The data throughput delay (T) is:

T = 2 frames + (n - m)

The constant delay mode is controlled by V/\overline{C} (bit 14) in the Connection Memory Low when CMM = 0. When this bit is set low, the channel is in constant delay mode. If VAREN (bit 4) in the Control Register (CR) is set (to enable variable throughput delay on a chip-wide basis), the device can still be programmed to operate in constant delay mode.




Figure 20 - Data Throughput Delay for Constant Delay

9.0 Connection Memory Description

The connection memory consists of two blocks, Connection Memory Low (CM_L) and Connection Memory High (CM_H). The CM_L is 16 bits wide and is used for channel switching and other special modes. The CM_H is 5 bits wide and is used for the voice coding function. When UAEN (bit 15) of the Connection Memory Low (CM_L) is low, μ -law/A-law conversion will be turned off and the contents of CM_H will be ignored. Each connection memory location of the CM_L or CM_H can be read or written via the 16 bit microprocessor port within one microprocessor access cycle. See Table 68 on page 101 for the address mapping of the connection memory. Any unused bits will be reset to zero on the 16-bit data bus.

For the normal channel switching operation, CMM (bit 0) of the Connection Memory Low (CM_L) is programmed low. SCA7 - 0 (bits 8 - 1) indicate the source (input) channel address and SSA4 - 0 (bits 13 - 9) indicate the source (input) stream address. The 5-bit contents of the CM_H will be ignored during the normal channel switching mode without the μ -law/A-law conversion when UAEN (bit 15) of the Connection Memory Low (CM_L) is set to zero. If μ -law/A-law conversion is required, the CM_H bits must be programmed first to provide the voice/data information, the input coding law and the output coding law before the assertion of UAEN (bit 15) in the Connection Memory Low.

When CMM (bit 0) of the Connection Memory Low (CM_L) is programmed high, the ZL50021 will operate in one of the special modes described in Table 70 on page 103. When the per-channel message mode is enabled, MSG7 - 0 (bit 10 - 3) in the Connection Memory Low (CM_L) will be output via the serial data stream as message output data. When the per-channel message mode is enabled, the μ -law/A-law conversion can also be enabled as required.

10.0 Connection Memory Block Programming

This feature allows for fast initialization of the connection memory after power up.

10.1 Memory Block Programming Procedure

- 1. Set MBPE (bit 3) in the Control Register (CR) from low to high.
- 2. Configure BPD2 0 (bits 3 1) in the Internal Mode Selection (IMS) register to the desired values to be loaded into CM_L.
- Start the block programming by setting MBPS (bit 0) in the Internal Mode Selection Register (IMS) high. The values stored in BPD2 0 will be loaded into bits 2 0 of all CM_L positions. The remaining CM_L locations (bits 15 3) and the programmable values in the CM_H (bits 4 0) will be loaded with zero values.

The following tables show the resulting values that are in the CM_L and CM_H connection memory locations.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	BPD2	BPD1	BPD0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 6 - Connection Memory High After Block Programming

Note: Bits 15 to 5 are reserved in Connection Memory High and should always be 0.

It takes at least two frame periods (250 µs) to complete a block program cycle.

MBPS (bit 0) in the Control Register (CR) will automatically reset to a low position after the block programming process has completed.

MBPE (bit 3) in the Internal Mode Selection (IMS) register must be cleared from high to low to terminate the block programming process. This is not an automatic action taken by the device and must be performed manually.

Note: Once the block program has been initiated, it can be terminated at any time prior to completion by setting MBPS (bit 0) in the Control Register (CR) or MBPE (bit 3) in the Internal Mode Selection (IMS) register to low. If the MBPE bit was used to terminate the block programming, the MBPS bit will have to be set low before enabling other device operations.

11.0 Device Operation in Master Mode and Slave Modes

This device has two main operating modes - Master mode and Slave mode. Each operating mode has different input/output clock and frame pulse setup requirements and usage.

If the device is programmed to work in Master mode, it is expected that the input clock and frame pulse will be supplied from the embedded DPLL, either directly using the internal loopback mode or indirectly through external loopback path. Sources and destinations of the device's serial input and output data, respectively, have to be synchronized with the device's output clock and frame pulse. In Master mode, output clocks and frame pulses are driven by the DPLL and they are always available with any of the specified frequencies.

The device can also operate in two different Slave modes: Divided Slave mode and Multiplied Slave mode. In either Slave modes, output clocks and frame pulses are generated based on CKi and FPi. The difference is that, in Divided Slave mode, the output clocks and frame pulses are directly divided from CKi/FPi, while in Multiplied Slave

mode, the output clocks and frame pulses are generated from an internal high-speed clock synchronized to CKi and FPi. Therefore, in Divided Slave mode, the output clock rates cannot exceed the CKi rate (the output data rates are also limited as per Table 1), but in Multiplied Slave mode, all specified output clock rates and data rates are available on CKo0-3 and STio0-31. The input data rate cannot exceed the CKi rate in either Slave modes, because input data are always sampled directly by CKi.

By default, CKo4, CKo5 and FPo5 are not available in Slave mode, as the embedded DPLL is disabled. However, the DPLL can be activated even in Slave mode by programming the SLV DPLLEN bit in the Control Register. When the DPLL is enabled in Slave mode, CKo4, CKo5 and FPo5 are generated from the DPLL synchronized to one of the REF0-3 inputs, while the other clocks, frame pulses, and input/output data are synchronized to CKi/FPi. It basically creates two separate timing domains - one for the DPLL, and one for data switch logic. The two can be totally asynchronous to each other. In this case the DPLL will be fully functional, including its capability of reference monitoring.

Note that an external oscillator is required whenever the DPLL is used.

Table 7, "ZL50021 Operating Modes" on page 38 summarizes the different modes of operation available within the ZL50021. Each Major mode has various associated Minor modes that are determined by setting the relevant Input Control pins and Control Register bits (Table 18, "Control Register (CR) Bits" on page 56) indicated in the table.

Device Operating Mode		Input Pins				CR Register			Output Clock Pins				Data Pins	
		Control		Signal		Bits			Reference	Reference Lock		Enabled		Clock Source
Major	Minor	OSC_EN	MODE_4M [1:0]	OSCi	CKi	OPM [1:0]	SLV_DPLLEN	CKi_LP	CKo0-3	CKo4-5	CKo0-3	CK04-5	STi	STo
Master	CKi	1	00	20 MHz	4/8/16 M	00	Х	0		un, Holdover	Yes	Yes	CKi*	Cko2
	Loopback				Х			1	or RE	-0-3			Cko2	(DPLL)
Divided	4 M	1	11	20 MHz	4 M	01	1	Х	CKi	REF0-3		Yes	CKi	CKo0-3
Slave	8/16 M		00		8/16 M									(CKi)
•	4 M	0	11	Х	4 M	X0	0			Х		No		
	8/16 M		00		8/16 M									
Multiplied	4 M	1	11	20 MHz	4 M	11	1		CKi MULT	REF0-3		Yes		CKo0-3
Slave	8/16 M		00		8/16 M									(CKi MULT)
	4 M	0	11	Х	4 M	X1	0			Х		No		
	8/16 M		00		8/16 M									
Legend:														
X - Don't c	are or not a	oplicable.												
Reference	Lock - Refe	rs to what s	ional the outr	ut nins a	re locked t	·0·								

Reference Lock - Refers to what signal the output pins are locked to:

REF0-3 = Normal Mode

Cki = Bypass. Cki is passed directly through to CKo0-3.

Cki MULT = Cki is passed through clock multiplier to CK00-3. * CKi must be phase aligned (edge synchronous) to CK00-3.

Clock Source - Refers to which clock samples STI and which clock outputs STo; STI applies when STI or STI is input; STo applies when STI is output.

Table 7 - ZL50021 Operating Modes

11.1 Master Mode Operation

When the device is in Master mode, the DPLL is phase-locked to the one of four DPLL reference signals, REF0 to REF3, which are sourced by an external 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz signal. The on-chip DPLL also offers reference switching and monitoring, jitter attenuation, freerun and holdover functions. In this mode, STio0 - 31 are driven by a clock generated by the DPLL, which also provides all the output clocks (CKo0 - 5) and frame pulses (FPo0 - 3 and FPo_OFF0 - 2). One of the output clocks and frame pulses should be looped back to CKi/FPi as reference for the input data, either by internal loopback (by setting the CKi_LP bit high in the Control Register) or through some external loopback paths. If external loopback is used, it is recommended that CKo2 (16.384MHz) and FPo2 (61ns pulse) are used so that all input data rates are available.

11.2 Divided Slave Mode Operation

When the device is in Divided Slave mode, STio0 - 31 are driven by CKi. In this mode, the output streams and clocks have the same jitter characteristics as the input clock (CKi), but the input and output data rates cannot exceed the limit defined by CKi (as per Table 1). For example, if CKi is 4.096 MHz, the input and output data rate cannot be higher than 2.048 Mbps, and the generated output clock rates cannot exceed 4.096 MHz. If the DPLL is not enabled, an external oscillator is optional in Divided Slave mode.

11.3 Multiplied Slave Mode Operation

When the device is in Multiplied Slave mode, device hardware is used to multiply CKi internally. STio0 - 31 are driven by this internally generated clock. In this mode, the output clocks and data can run at any of the specified rates, but they may have different jitter characteristics from the input clock (CKi). The input data rates are still limited by the CKi rate (as per Table 1), as input data are always sampled directly by CKi. If the DPLL is not enabled, an external oscillator is not required in Multiplied Slave mode.

12.0 Overall Operation of the DPLL

The DPLL accepts four input references and delivers six output clocks and five output frame pulses. The DPLL meets or exceeds all of the requirements of the Telcordia GR-1244-CORE standard for a Stratum 3 compliant PLL. This includes the freerun, reference switching and monitoring, jitter/wander attenuation and holdover functions. The intrinsic output jitter of the DPLL does not exceed 1 ns (except for the 1.544 MHz output).

The input locking range of the DPLL is programmable, such that it can be larger than the strict Stratum 3 requirements.

The DPLL is able to lock to an input reference presented on the REF0 - 3 inputs. It is possible to force the DPLL module to lock to a selected reference, to prefer one reference, to enter holdover mode or to freerun.

While in freerun mode, the DPLL is able to work in software mode which allows the user to program an output frequency offset value through the microport of the device. Depending on the selected software mode, the DPLL outputs can:

- a. gradually meet the given frequency offset (following pre-programmed phase alignment speed (phase slope) and internal filter response), or
- b. immediately, upon finishing the microport write, reach the given frequency offset, allowing an external filter to be used.

12.1 DPLL Timing Modes

There are four timing modes for the DPLL: normal, holdover, automatic and freerun modes. In addition to these four functional timing modes, the DPLL can also be programmed to internal reset mode.

12.1.1 Normal Mode

In normal mode, the DPLL generates clocks and frame pulses that are phase locked to the active input reference. Jitter on the input clock is attenuated by the DPLL.

12.1.2 Holdover Mode

In holdover mode, the DPLL no longer synchronizes the output clock to any input reference. It maintains the frequency that it was at prior to entering holdover mode. The holdover mode typically happens when the input clock becomes unreliable or is lost altogether. It takes some time for the system to realize that the input clock is unreliable. Meanwhile, the DPLL tracks an unreliable clock. Therefore the DPLL could hold to an invalid frequency when it enters holdover mode. In order to prevent this situation, the DPLL stores the current frequency at regular intervals in holdover memory so that it can restore the frequency of the input clock just after the input clock became unreliable.

The accuracy of the output clock with respect to the last valid input clock is subject to certain standards referred to as Stratum levels where each level requires a certain accuracy. The standards ANSI T1.101 and Telcordia GR-1244-CORE specify the Stratum level requirements. Where ANSI just gives one total number, Telcordia splits it into three components, thereby creating a more stringent requirement than ANSI.

In order to meet Stratum 3, the holdover accuracy of the DPLL is better than 0.05 ppm. Note that in order for the system to meet Stratum 3, the system clock provided by the external oscillator must meet the requirements for the temperature dependence and drift. If Stratum 3 accuracy is not required, a less stable and cheaper system clock can be used instead.

12.1.3 Automatic Mode

In this mode, the state machine controls the DPLL based on the settings in the registers and the quality of the reference input clocks. The DPLL is internally either in normal or holdover mode. In the following two sections, the reference selection and state machine operation in automatic mode will be explained in more details.

12.1.3.1 Automatic Reference Switching Without Preferences

When the DPLL is programmed to operate in Automatic mode without Preference (RCCR Register, PMS2-0 bits = 000), all references, REF0-3, will have equal importance. A circulating *Round Robin* selection sequence determines the reference to be used as shown in Figure 21. The state machine basically searches for valid reference in a circular order of REF0 -> REF1 -> REF2 -> REF3 -> REF0, etc.




Figure 21 - Automatic Reference Switching State Diagram with No Preferred Reference


12.1.3.2 Automatic Reference Switching With Preference

If a particular reference needs to have higher priority than the others, the device can be programmed in Automatic mode with a preferred reference (RCCR Register, PMS2-0 bits = 001). When a preferred reference is selected, the device can only switch automatically between two references, as shown in Table 8. The preferred reference will be used as the primary reference and, by default, only its next consecutive reference will be used as the secondary reference. No more than two references can be used in Automatic mode when a preferred reference is selected.

	Primary Reference (Preferred)	Secondary Reference
Option 1	Ref 0	Ref 1
Option 2	Ref 1	Ref 2
Option 3	Ref 2	Ref 3
Option 4	Ref 3	Ref 0

Table 8 - Preferred Reference Selection Options

Figure 22 shows the state diagram for the four valid options of automatic reference switching with a preferred reference.





With a preferred reference, if more than two references are required, or the two references are not in consecutive order, or the roles of the two references need to be interchanged, then external software is required to manually control the reference switching of the DPLL (by monitoring the reference failure status and reprogramming the device accordingly).

12.1.4 Freerun Mode

In freerun mode, the DPLL generates a fixed output frequency based on the crystal oscillator and a programmed centre frequency. To meet Stratum 3, the accuracy of the circuitry for the freerunning output clock must be 4.6 ppm or better. The circuit's freerun accuracy is better than 0.003 ppm.

In freerun mode, the DPLL does not lock to any reference. It is important that the device is not simultaneously in freerun mode (see the RCCR Register) and fast lock mode (see the BWCR Register). Otherwise, the output frame pulse may not be generated correctly.

12.1.4.1 Software Controlled Mode

When the DPLL is in the freerun mode, it can be put into software controlled mode by enabling the SWE (bit 3) in the DPLL Control Register (DPLLCR). The Software Delta Frequency Register (SWDFR) contains the frequency offset to which the DPLL outputs will move. If SWF (bit 4) in the DPLL Control Register (DPLLCR) is low, the DPLL outputs will gradually move to the given frequency offset, with the speed defined by the DPLL internal filter and phase alignment speed (phase slope) limiter. If SWF (bit 4) is high, the DPLL outputs will reach the Software Delta Frequency Register (SWDFR) frequency offset immediately after it is written, allowing an external software-based filter and phase alignment speed (phase slope) limiter to be used. When SWE (bit 3) is low or the DPLL is not in the freerun mode, the value of Software Delta Frequency Register (SWDFR) will be ignored. For detailed description of the DPLL Control Register (DPLLCR) bits and the Software Delta Frequency Register (SWDFR) bits see Table 29 on page 66, and Table 33 on page 71, respectively.

12.1.5 DPLL Internal Reset Mode

DPLL_IRM (bit 0) in the DPLL Control Register (DPLLCR) enables the internal reset mode. In the internal reset mode, the DPLL module is disabled to save power. The circuit will be reset continuously and no output clocks will be generated. When the internal DPLL module is in the internal reset mode, all registers remain accessible. Note that applying the DPLL reset does not reset the DPLL registers: they preserve the values that they had prior to entering reset.

13.0 DPLL Frequency Behaviour

13.1 Input Frequencies

The DPLL is capable of synchronizing to one of the following input frequencies:

8 kHz
1.544 MHz (DS1)
2.048 MHz (E1)
4.096 MHz
8.192 MHz
16.384 MHz
19.44 MHz

 Table 9 - DPLL Input Reference Frequencies

13.2 Input Frequencies Selection

The input frequencies of REF 0 - 3 can be automatically detected or programmed independently by the Reference Frequency Register (RFR) if RFRE (bit 1) in the DPLL Control Register (DPLLCR) is set. The detected frequency of the selected reference is indicated in the Reference Change Status Register (RCSR). In addition, the detected frequencies of all four references are indicated in the Reference Frequency Status Register (RFSR). See Table 29 on page 66, Table 30 on page 68, Table 41 on page 78 and Table 59 on page 92 for the detailed bit description of the DPLL Control Register (DPLLCR), Reference Frequency Register (RFR), Reference Change Status Register (RCSR) and Reference Frequency Status Register (RFSR).

13.3 Output Frequencies

The DPLL generates a limited number of output signals. All signals are synchronous to each other and in the normal operating mode, are locked to the selected input reference. The DPLL provides outputs with the following frequencies:

CKo0	4.096 MHz
CKo1	8.192 MHz
CKo2	16.384 MHz
CKo3	4.096 MHz, 8.192 MHz, 16.384 MHz or 32.768 MHz
CKo4	1.544 MHz or 2.048 MHz
CKo5	19.44 MHz
FPo0	8 kHz (244 ns wide pulse)
FPo1	8 kHz (122 ns wide pulse)
FPo2	8 kHz (61 ns wide pulse)
FPo3	8 kHz (122 ns, 61 ns or 30 ns wide pulse)
FPo5	8 kHz (51 ns wide pulse)

Table 10 - Generated Output Frequencies

13.4 Pull-In/Hold-In Range (also called Locking Range)

The widest tolerance required for any of the given input clock frequencies is ± 130 ppm for the T1 clock (1.544 MHz). If the system clock (crystal/oscillator) accuracy is ± 30 ppm, it requires a minimum pull-in range of ± 160 ppm. Users who do not require the ± 30 ppm freerun accuracy of the DPLL can use a ± 100 ppm system clock. Therefore the pull-in range is a minimal ± 230 ppm. The pull-in range is programmable through the Frequency Locking Range Register (FLRR) as described in Table 35 on page 72. Since the width of the register is 14 bits, the maximum programmable pull-in range can be as high as ± 372 ppm. The minimum pull-in/hold-in range required for Stratum 3 clocks is ± 4.6 ppm. The default pull-in range of this device is ± 20 ppm.

14.0 Jitter Performance

14.1 Input Clock Cycle to Cycle Timing Variation Tolerance

The ZL50021 has an exceptional cycle to cycle timing variation tolerance of 20 ns. This allows the ZL50021 to synchronize off a low cost DPLL when it is in either Divided Slave mode or Multiplied Slave mode.

14.2 Input Jitter Acceptance

The input jitter acceptance is specified in standards as the minimum amount of jitter of a certain frequency on the input clock that the DPLL must accept without making cycle slips or losing lock. The lower the jitter frequency, the larger the jitter acceptance. For jitter frequencies below a tenth of the cut-off frequency of the DPLL's jitter transfer function, it safely can be said that any provided input jitter will be followed by the DPLL. The maximum value of jitter tolerance for the DPLL is $\pm 1023 \text{ UI}_{p-p}$.

14.3 Jitter Transfer Function

The corner frequency (-3 dB) of the DPLL is programmable through LPF (bits 3 - 0) in the Bandwidth Control Register (BWCR) from 0.475 Hz to 15.5 kHz, in 16 steps. Stratum 3 requires a corner frequency of maximally 3 Hz. The default corner frequency is 1.9 Hz.

15.0 DPLL Specific Functions and Requirements

15.1 Lock Detector

To determine if the DPLL is locked to the input clock, a lock detector monitors the phase value output of the phase detector, which represents the difference between input reference and output feedback clock. If the phase value is below a certain threshold for a certain interval, the DPLL is pronounced locked to the input clock. The monitoring is done in intervals of 4 ms. The lock detector threshold and the interval are programmable by the user through the Lock Detector Threshold Register (LDTR) and the Lock Detector Interval Register (LDIR) respectively. See Table 36 on page 73 and Table 37 on page 73 for the bit descriptions of the Lock Detector Threshold Register (LDTR) and Lock Detector Interval Register sespectively. The value of the Lock Detector Threshold Register (LDTR) should be programmed with respect to the maximum expected jitter frequency and amplitude on the selected input references.

The lock status can be monitored through the Reference Change Status Register (RCSR). See Table 41 on page 78 for the bit description of the Reference Change Status Register (RCSR).

15.2 Maximum Time Interval Error (MTIE)

Several standards require that the output clock of the DPLL may not move in phase more than a certain amount. In order to meet those standards, a special circuit maintains the phase of the DPLL output clock during reference and mode rearrangements. The total output phase change or Maximum Timing Interval Error (MTIE) during rearrangements is less than 31 ns per rearrangement, exceeding Stratum 3 requirements. After a large number of reference switches, the accumulated phase error can become significant, so it is recommended to use MTIE reset in such situations, to realign outputs to the nearest edge of the selected reference. The MTIE reset can be programmed by setting MTR (bit 7) in the Reference Change Control Register (RCCR), as described in Table 40 on page 76.

15.3 Phase Alignment Speed (Phase Slope)

Besides total phase change, standards also require a certain rate of the phase change of the output clock. The phase alignment speed is programmable by the user through a value in the Slew Rate Limit Register (SRLR) as described in Table 38 on page 74. Stratum 3 requires that the phase alignment speed not exceed 81 ns per 1.326 ms (61ppm). The width of the register and the limiter circuitry, if not bypassed, provide a maximum phase change alignment speed of 186 ppm.

The limiter circuitry can be bypassed by programming BLM (bit 13) in the Bandwidth Control Register (BWCR). Bypassing limiter (combined with choice of other parameters in the BWCR register) can achieve very fast lock of the output clock to the selected input reference. A side effect of the bypassing limiter is manifested through much higher intrinsic jitter. Once the bypassing is stopped, the jitter characteristics are guaranteed. The phase alignment speed default value is 56 ppm.

15.4 Fast Locking Mode

If very fast locking feature (e.g., locking time in order of 1 s) is desirable, the Bandwidth Control Register (BWCR) can be programmed to accommodate the feature for any selected corner frequency. In this mode, the DPLL's phase alignment speed limiter is bypassed. See Table 39, "Bandwidth Control Register (BWCR) Bits" on page 74.

Semi-fast locking mode does not bypass the internal phase alignment speed limiter, thereby maintaining phase alignment speed. This mode can be achieved by programming the SM_FST bit in the DPLL Control Register.

In freerun mode, the DPLL does not lock to any reference. It is important that the device is not simultaneously in freerun mode (see the RCCR Register) and fast lock mode (see the BWCR Register). Otherwise, the output frame pulse may not be generated correctly.

15.5 Reference Monitoring

The quality of the four input reference clocks is continuously monitored by the reference monitors. There are separate reference monitor circuits for the four DPLL references. References are checked for short phase (single period) deviations as well as for frequency (multi-period) deviations with hysteresis.

The Reference Status Register (RSR) reports the status of the reference monitors. The register bits are described in Table 57 on page 89. The Reference Mask Register (RMR) allows users to ignore the monitoring features of the reference monitors. See Table 58 on page 90 for details.

15.6 Single Period Reference Monitoring

Values for short phase deviations (upper and lower limit) are programmable through registers. The unit of the binary values of these numbers is 100 MHz clock period (10ns). Single period deviation limits are more relaxed than multi period limits, and are used for early detection of the reference loss, or huge phase jumps.

Registers containing the lower and upper limits of the acceptance range for the single input reference period measurement are: Reference Lower Limit Registers: R0LLR, R1LLR, R2LLR and R3LLR and the Reference Upper Limit Registers: R0ULR, R1ULR, R2ULR and R3ULR.

The default values for the upper and lower limits are shown in	the following table:
--	----------------------

Reference Frequency	Comment
8 kHz	10 Ulp-p
1.544 MHz	0.3 Ulp-p
2.048 MHz	0.2 Ulp-p
4.096 MHz	0.2 Ulp-p
8.192 MHz	0.2 Ulp-p
16.384 MHz	0.2 Ulp-p
19.44 MHz	0.2 Ulp-p

Table 11 - Values for Single Period Limits

Reference Frequency	Upper Limit (in 10 ns units)	Lower Limit (in 10 ns units)	Comment
8 kHz	ʻh2E4A	'h335C	6.4 us (10 Ulp-p of 1.544 MHz)
1.544 MHz	'h002B	'h0055	0.3 Ulp-p
2.048 MHz	'h0025	'h003B	0.2 Ulp-p
4.096 MHz	'h0011	'h001E	0.2 Ulp-p
8.192 MHz	ʻh0007	'h000F	0.2 Ulp-p
16.384 MHz	'h0002	'h0008	0.2 Ulp-p
19.44 MHz	ʻh0002	ʻh0007	0.2 Ulp-р

 Table 12 - Default Values for Single Period Limits

15.7 Multiple Period Reference Monitoring

To monitor reference failure based on frequency offset, multi period checking is performed. Reference validation time is prescribed by Telcordia GR-1244-CORE and is between 10 and 30 seconds. To meet the criteria for reference validation time, the time base for multi period monitoring has to be big enough and is programmable. To implement hysteresis, the upper limits are split into near upper and far upper limits and the lower limits are split into near lower and far lower limits. The reference failure is detectable only when the reference passes far limits, but passing is not detected until the reference is within near limits. The zone between near and far limits, called the "grey zone", is required by standards and prevents unnecessary reference switching when the selected reference is close to the boundary of failure.

The monitor makes a decision about reference validity after two consecutive measurements with respect to its time base. The time base for multi-period monitoring, by default, is 10 seconds. The time base is defined in the number of reference clock cycles and is programmable.

Assuming that the evaluation time is chosen to be the same regardless of reference frequency (10 seconds), the parameters that allow hysteresis functionality also have the same values, regardless of the reference frequency. These parameters (near lower, far lower, near upper and far upper limits) are programmable.

Registers containing the multi period count are: Reference Multi-Period Counter Registers: R0MPCRL, R0MPCRU, R1MPCRL, R1MPCRU, R2MPCRU, R3MPCRL and R3MPCRU.

For the measurement length of multiple clock periods, the period count is set by the Reference Multi-Period Count Registers - Lower 16 Bits: R0MPCRL, R1MPCRL, R2MPCRL and R3MPCRL and the Reference Multi-Period Count Registers - Upper 16 Bits: R0MPCRU, R1MPCRU, R2MPCRU, and R3MPCRU.

The near upper measurement limits are set by the Multi-Period Near Upper Limit Registers, MPNULRL and MPNULRU.

The far upper measurement limits are set by the Multi-Period Far Upper Limit Registers, MPFULRL and MPFULRU.

The near lower measurement limits are set by the Multi-Period Near Lower Limit Registers, MPNLLRL and MPNLLRU.

The far lower measurement limits are set by the Multi-Period Far Lower Limit Registers, MPFLLRL and MPFLLRU.

The registers' default values upon the device reset comply to Stratum 3 when reference frequencies are 8 kHz. If MRLE (bit 2) of the DPLL Control Register (DPLLCR) is not set, all above mentioned registers for limits and counter values will be ignored and the Stratum 3 default values will be used. The values that comply to Stratum 3 for each detected input reference frequency are used. In order to use programmed values for the monitor registers, MRLE (bit 2) has to be set, in the eventuality that values other than Stratum 3 compliant values are desired.

	Stratum 3 Default Values (in 10 ns units)
Far Upper Limit	-11.287 ppm 'h3B9A9DE8
Near Upper Limit	-9.913 ppm 'h3B9AA346
Nominal Value	0 ppm 'h3B9AC9FF
Near Lower Limit	9.913ppm 'h3B9AF0B8
Far Lower Limit	11.287 ppm 'h3B9AF616

Table 13	3 - Multi-period	Hysteresis	Limits
----------	------------------	------------	--------

16.0 Microprocessor Port

The device provides access to the internal registers, connection memories and data memories via the microprocessor port. The microprocessor port is capable of supporting both Motorola and Intel non-multiplexed microprocessors. The microprocessor port consists of a <u>16-bit parallel</u> data bus (D15 - 0), 14 bit address bus (A13 - 0) and six control signals (MOT_INTEL, CS, DS_RD, R/W_WR, IRQ and DTA_RDY).

The data memory can only be read from the microprocessor port. For a data memory read operation, D7 - 0 will be used and D15 - 8 will output zeros.

For a CM_L read or write operation, all bits (D15 - 0) of the data bus will be used. For a CM_H write operation, D4 - 0 of the data bus must be configured and D15 - 5 are ignored. D15 - 5 must be driven either high or low. For a CM_H read operation, D4 - 0 will be used and D15 - 5 will output zeros.

Refer to Figure 26 on page 109, Figure 27 on page 110, Figure 28 on page 111 and Figure 29 on page 112 for the microprocessor timing.

17.0 Device Reset and Initialization

The RESET pin is used to reset the ZL50021. When this pin is low, the following functions are performed:

- synchronously puts the microprocessor port in a reset state
- tristates the STio0 31 outputs
- drives the STOHZ0 15 outputs to high
- preloads all internal registers with their default values (refer to the individual registers for default values)
- clears all internal counters

17.1 Power-up Sequence

The recommended power-up sequence is for the V_{DD_IO} supply (normally +3.3 V) to be established before the power-up of the V_{DD_CORE} supply (normally +1.8 V). The V_{DD_CORE} supply may be powered up at the same time as V_{DD_IO}, but should not "lead" the V_{DD_IO} supply by more than 0.3 V.

17.2 Device Initialization on Reset

Upon power up, the should be initialized as follows:

- Set the ODE pin to low to disable the STio0 31 outputs and to drive STOHZ0 15 to high
- Set the TRST pin to low to disable the JTAG TAP controller
- Reset the device by pulsing the $\overline{\text{RESET}}$ pin to zero for longer than 1 μ s
- After releasing the RESET pin from low to high, wait for a certain period of time (see Note below) for the device to stabilize from the power down state before the first microprocessor port access can occur
- Program CKIN1 0 (bit 6 -5) in the Control Register (CR) to define the frequency of the CKi and FPi inputs
- Wait at least 500 μs prior to the next microport access (see Note below)
- · Use the block programming mode to initialize the connection memory
- Release the ODE pin from low to high after the connection memory is programmed

NOTE: If an external oscillator is used, the waiting time is 500 μ s. Without the external oscillator, if CKi is 16.384 MHz, the waiting time is 500 μ s; if CKi is 8.192 MHz, the waiting time is 1ms; if CKi is 4.096 MHz, the waiting time is 2 ms.

17.3 Software Reset

In addition to the hardware reset from the RESET pin, the device can also be reset by using software reset. There are two software reset bits in the Software Reset Register (SRR). SRSTDPLL (bit 0) is used to reset the DPLL while SRSTSW (bit 1) resets the rest of the switch.

18.0 Pseudorandom Bit Generation and Error Detection

The ZL50021 has one Bit Error Rate (BER) transmitter and one BER receiver for each pair of input and output streams, resulting in 32 transmitters connected to the output streams and 32 receivers associated with the input streams. Each transmitter can generate a BER sequence with a pattern of 2^{15} -1 pseudorandom code (ITU O.151). Each transmitter can start at any location on the stream and will last for a minimum of 1 channel to a maximum of 1 frame time (125 μ s). The BER receivers and transmitters are enabled by programming the RBEREN (bit 5) and TBEREN (bit 4) in the IMS register. In order to save power, the 32 transmitters and/or receivers can be disabled. (This is the default state.)

Multiple connection memory locations can be programmed for BER tests such that the BER patterns can be transmitted for multiple consecutive output channels. If consecutive input channels are not selected, the BER receiver will not compare the bit patterns correctly. The number of output channels which the BER pattern occupies has to be the same as the number of channels defined in the BER Length Register (BRLR) which defines how many BER channels are to be monitored by the BER receiver.

For each input stream, there is a set of registers for the BER test. The registers are as follows:

- BER Receiver Control Register (**BRCR**) ST[n]CBER (bit 1) is used to clear the Bit Receiver Error Register (BRER). ST[n]SBER (bit 0) is used to enable the per-stream BER receiver.
- BER Receiver Start Register (**BRSR**) ST[n]BRS7 0 (bit 7 0) defines the input channel from which the BER sequence will start to be compared.
- BER Receiver Length Register (**BRLR**) ST[n]BL8 0 (bit 8 0) define how many channels the sequence will last. Depending on the data rate being used, the BER test can last for a maximum of 32, 64, 128 or 256 channels at the data rates of 2.048, 4.096, 8.192 or 16.384 Mbps, respectively. The minimum length of the BER test is a single channel. The user must take care to program the correct channel length for the BER test so that the channel length does not exceed the total number of channels available in the stream.

 BER Receiver Error Register (BRER) - This read-only register contains the number of counted errors. When the error count reaches 0xFFFF, the BER counter will stop updating so that it will not overflow. ST[n]CBER (bit 1) in the BER Receiver Control Register is used to reset the BRER register.

For normal BER operation, CMM (bit 0) must be 1 in the Connection Memory Low (CM_L). PCC1 - 0 (bits 2 - 1) in the Connection Memory Low must be programmed to "10" to enable the per-stream based BER transmitters. For each stream, the length (or total number of channels) of BER testing can be as long as one whole frame, but the channels MUST be consecutive. Upon completion of programming the connection memory, the corresponding BER receiver can be started by setting ST[n]SBER (bit 0) in the BRCR to high. There must be at least 2 frames (250 μ s) between completion of connection memory programming and starting the BER receiver before the BER receiver can correctly identify BER errors. A 16 bit BER counter is used to count the number of bit errors.

19.0 PCM A-law/µ-law Translation

The ZL50021 provides per-channel code translation to be used to adapt pulse code modulation (PCM) voice or data traffic between networks which use different encoding laws. Code translation is valid in both Connection Mode and Message Mode.

In order to use this feature, the Connection Memory High (CM_H) entry for the output channel must be programmed. \overline{V}/D (bit 4) defines if the traffic in the channel is voice or data. Setting ICL1 - 0 (bits 3 - 2) programs the input coding law and OCL1 - 0 (bits 1- 0) programs the output coding law as shown in Table 14.

Input Coding (ICL1- 0)	Output Coding (OCL1 - 0)	Voice Coding (V/D bit = 0)	Data Coding (V/D bit = 1)
00	00	ITU-T G.711 A-law	No code
01	01	ITU-T G.711 μ-law	Alternate Bit Inversion (ABI)
10	10	A-law without Alternate Bit Inversion (ABI)	Inverted Alternate Bit Inversion (ABI)
11	11	μ-law without Magnitude Inversion (MI)	All bits inverted

The different code options are:

Table 14 - Input and Output Voice and Data Coding

For voice coding options, the ITU-T G.711 A-law and ITU-T G.711 μ -law are the standard rules for encoding. A-law without Alternate Bit Inversion (ABI) is an alternative code that does not invert the even bits (6, 4, 2, 0). μ -law without Magnitude Inversion (MI) is an alternative code that does not perform inversion of magnitude bits (6, 5, 4, 3, 2, 1, 0).

When transferring data code, the option "no code" does not invert the bits. The Alternate Bit Inversion (ABI) option inverts the even bits (6, 4, 2, 0) while the Inverted Alternate Bit Inversion (ABI) inverts the odd bits (7, 5, 3, 1). When the "All bits inverted" option is selected, all of the bits (7, 6, 5, 4, 3, 2, 1, 0) are inverted.

The input channel and output channel encoding law are configured independently. If the output channel coding is set to be different from the input channel, the ZL50021 performs translation between the two standards. If the input and output encoding laws are set to the same standard, no translation occurs. As the \overline{V}/D (bit 4) of the Connection Memory High (CM_H) must be set on a per-channel basis, it is not possible to translate between voice and data encoding laws.

20.0 Quadrant Frame Programming

By programming the Stream Input Quadrant Frame Registers (SIQFR0 - 31), users can divide one frame of input data into four quadrant frames and can force the LSB or MSB of every input channel in these quadrants to one or zero for robbed-bit signaling. The four quadrant frames are defined as follows:

Data Rate	Quadrant 0	Quadrant 1	Quadrant 2	Quadrant 3
2.048 Mbps	Channel 0 - 7	Channel 8 - 15	Channel 16 - 23	Channel 24 - 31
4.096 Mbps	Channel 0 - 15	Channel 16 - 31	Channel 32 - 47	Channel 48 - 63
8.192 Mbps	Channel 0 - 31	Channel 32 - 63	Channel 64 - 95	Channel 96 - 127
16.384 Mbps	Channel 0 - 63	Channel 64 - 127	Channel 128 - 191	Channel 192 - 255

Table 15 - Definition of the Four Quadrant Frames

When the quadrant frame control bits, STIN[n]Q3C2 - 0 (bit 11 - 9), STIN[n]Q2C2 - 0 (bit 8 - 6), STIN[n]Q1C2 - 0 (bit 5 - 3) or STIN[n]Q1C2 - 0 (bit 2 - 0), are set, the LSB or MSB of every input channel in the quadrant is forced to "1" or "0" as shown by the following table:

STIN[n]Q[y]C[2:0]	Action
0xx	Normal Operation
100	Replaces LSB of every channel in Quadrant y with '0'
101	Replaces LSB of every channel in Quadrant y with '1'
110	Replaces MSB of every channel in Quadrant y with '0'
111	Replaces MSB of every channel in Quadrant y with '1'
Note: y = 0, 1, 2, 3	

Table 16 - Quadrant Frame Bit Replacement

Note that Quadrant Frame Programming and BER reception cannot be used simultaneously on the same input stream.

21.0 JTAG Port

The JTAG test port is implemented to meet the mandatory requirements of the IEEE-1149.1 (JTAG) standard. The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller.

21.1 Test Access Port (TAP)

The Test Access Port (TAP) accesses the ZL50021 test functions. It consists of three input pins and one output pin as follows:

- **Test Clock Input (TCK)** TCK provides the clock for the test logic. TCK does not interfere with any on-chip clock and thus remains independent in the functional mode. TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.
- **Test Mode Selection Inputs (TMS)** The TAP Controller uses the logic signals received at the TMS input to control test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.
- **Test Data Input (TDi)** Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. The registers are

described in a subsequent section. The received input data is sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.

- **Test Data Output (TDo)** Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or test data register are serially shifted out towards TDo. The data from TDo is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDo driver is set to a high impedance state.
- **Test Reset (TRST)** Resets the JTAG scan structure. This pin is internally pulled to high when it is not driven from an external source.

21.2 Instruction Register

The ZL50021 uses the public instructions defined in the IEEE-1149.1 standard. The JTAG interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDi when the TAP Controller is in its shifted-OR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDi and TDo during data register scanning.

21.3 Test Data Registers

As specified in the IEEE-1149.1 standard, the ZL50021 JTAG interface contains three test data registers:

- **The Boundary-Scan Register** The Boundary-Scan register consists of a series of boundary-scan cells arranged to form a scan path around the boundary of the ZL50021 core logic.
- **The Bypass Register** The Bypass register is a single stage shift register that provides a one-bit path from TDi to TDo.
- The Device Identification Register The JTAG device ID for the ZL50021 is 0C36514B_H

Version	<31:28>	0000
Part Number	<27:12>	1100 0011 0110 0101
Manufacturer ID	<11:1>	0001 0100 101
LSB	<0>	1

21.4 BSDL

A Boundary Scan Description Language (BSDL) file is available from Zarlink Semiconductor to aid in the use of the IEEE-1149.1 test interface.

22.0 Register Address Mapping

Address A13 - A0	CPU Access	Name	Abbreviation	Reset By
0000 _H	R/W	Control Register	CR	Switch/Hardware
0001 _H	R/W	Internal Mode Selection Register	IMS	Switch/Hardware
0002 _H	R/W	Software Reset Register	SRR	Hardware Only
0003 _H	R/W	Output Clock and Frame Pulse Control Register	OCFCR	DPLL/Hardware
0004 _H	R/W	Output Clock and Frame Pulse Selection Register	OCFSR	DPLL/Hardware
0005 _H	R/W	FPo_OFF0 Register	FPOFF0	DPLL/Hardware
0006 _H	R/W	FPo_OFF1 Register	FPOFF1	DPLL/Hardware
0007 _H	R/W	FPo_OFF2 Register	FPOFF2	DPLL/Hardware
0010 _H	R Only	Internal Flag Register	IFR	Switch/Hardware
0011 _H	R Only	BER Error Flag Register 0	BERFR0	Switch/Hardware
0012 _H	R Only	BER Error Flag Register 1	BERFR1	Switch/Hardware
0013 _H	R Only	BER Receiver Lock Register 0	BERLR0	Switch/Hardware
0014 _H	R Only	BER Receiver Lock Register 1	BERLR1	Switch/Hardware
0040 _H	R/W	DPLL Control Register	DPLLCR	DPLL/Hardware
0041 _H	R/W	Reference Frequency Register	RFR	DPLL/Hardware
0042 _H	R/W	Centre Frequency Register - Lower 16 Bits	CFRL	DPLL/Hardware
0043 _H	R/W	Centre Frequency Register - Upper 10 Bits	CFRU	DPLL/Hardware
0044 _H	R/W	Software Delta Frequency Register	SWDFR	DPLL/Hardware
0045 _H	R Only	Frequency Offset Register	FOR	DPLL/Hardware
0046 _H	R/W	Frequency Locking Range Register	FLRR	DPLL/Hardware
0047 _H	R/W	Lock Detector Threshold Register	LDTR	DPLL/Hardware
0048 _H	R/W	Lock Detector Interval Register	LDIR	DPLL/Hardware
0049 _H	R/W	Slew Rate Limit Register	SRLR	DPLL/Hardware
004A _H	R/W	Bandwidth Control Register	BWCR	DPLL/Hardware
004B _H	R/W	Reference Change Control Register	RCCR	DPLL/Hardware
004C _H	R Only	Reference Change Status Register	RCSR	DPLL/Hardware
004E _H	R/W	Multi-period Near Upper Limit Register - Lower 16 Bits	MPNULRL	DPLL/Hardware

Table 17 - Address Map for Registers (A13 = 0)

	1			
004F _H	R/W	Multi-period Near Upper Limit Register - Upper 16 Bits	MPNULRU	DPLL/Hardware
0050 _H	R/W	Multi-period Far Upper Limit Register - Lower 16 Bits	MPFULRL	DPLL/Hardware
0051 _H	R/W	Multi-period Far Upper Limit Register - Upper 16 Bits	MPFULRU	DPLL/Hardware
0052 _H	R/W	Multi-period Near Lower Limit Register - Lower 16 Bits	MPNLLRL	DPLL/Hardware
0053 _H	R/W	Multi-period Near Lower Limit Register - Upper 16 Bits	MPNLLRU	DPLL/Hardware
0054 _H	R/W	Multi-period Far Lower Limit Register - Lower 16 Bits	MPFLLRL	DPLL/Hardware
0055 _H	R/W	Multi-period Far Lower Limit Register - Upper 16 Bits	MPFLLRU	DPLL/Hardware
0056 _H	R/W	Reference 0 Multi-period Count Register - Lower 16 Bits	R0MPCRL	DPLL/Hardware
0057 _H	R/W	Reference 0 Multi-period Count Register - Upper 16 Bits	R0MPCRU	DPLL/Hardware
0058 _H	R/W	Reference 0 Upper Limit Register	R0ULR	DPLL/Hardware
0059 _H	R/W	Reference 0 Lower Limit Register	R0LLR	DPLL/Hardware
005A _H	R/W	Reference 1 Multi-period Count Register - Lower 16 Bits	R1MPCRL	DPLL/Hardware
005B _H	R/W	Reference 1 Multi-period Count Register - Upper 16 Bits	R1MPCRU	DPLL/Hardware
005C _H	R/W	Reference 1 Upper Limit Register	R1ULR	DPLL/Hardware
005D _H	R/W	Reference 1 Lower Limit Register	R1LLR	DPLL/Hardware
005E _H	R/W	Reference 2 Multi-period Count Register - Lower 16 Bits	R2MPCRL	DPLL/Hardware
005F _H	R/W	Reference 2 Multi-period Count Register - Upper 16 Bits	R2MPCRU	DPLL/Hardware
0060 _H	R/W	Reference 2 Upper Limit Register	R2ULR	DPLL/Hardware
0061 _H	R/W	Reference 2 Lower Limit Register	R2LLR	DPLL/Hardware
0062 _H	R/W	Reference 3 Multi-period Count Register - Lower 16 Bits	R3MPCRL	DPLL/Hardware
0063 _H	R/W	Reference 3 Multi-period Count Register - Upper 16 Bits	R3MPCRU	DPLL/Hardware
0064 _H	R/W	Reference 3 Upper Limit Register	R3ULR	DPLL/Hardware
0065 _H	R/W	Reference 3 Lower Limit Register	R3LLR	DPLL/Hardware
0066 _H	R Only	Interrupt Register	IR	DPLL/Hardware
0067 _H	R/W	Interrupt Mask Register	IMR	DPLL/Hardware
0068 _H	R/W	Interrupt Clear Register	ICR	DPLL/Hardware
0069 _H	R Only	Reference Status Register	RSR	DPLL/Hardware
006A _H	R/W	Reference Mask Register	RMR	DPLL/Hardware
006B _H	R Only	Reference Frequency Status Register	RFSR	DPLL/Hardware
006C _H	R/W	Output Jitter Control Register	OJCR	DPLL/Hardware
0100 _H - 011F _H	R/W	Stream Input Control Registers 0 - 31	SICR0 - 31	Switch/Hardware

Table 17 - Address Map for Registers (A13 = 0) (continued)

0120 _H - 013F _H	R/W	Stream Input Quadrant Frame Registers 0 - 31	SIQFR0 - 31	Switch/Hardware
0200 _H - 021F _H	R/W	Stream Output Control Registers 0 - 31	SOCR0 - 31	Switch/Hardware
0300 _H - 031F _H	R/W	BER Receiver Start Registers 0 - 31	BRSR0 - 31	Switch/Hardware
0320 _H - 033F _H	R/W	BER Receiver Length Registers 0 - 31	BRLR0 - 31	Switch/Hardware
0340 _H - 035F _H	R/W	BER Receiver Control Registers 0 - 31	BRCR0 - 31	Switch/Hardware
0360 _H - 037F _H	R Only	BER Receiver Error Registers 0 - 31	BRER0 - 31	Switch/Hardware

Table 17 - Address Map for Registers (A13 = 0) (continued)

23.0 Detailed Register Description

External Reset Va		Write Addro)00 _H	ess: 0000) _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SLV_ DPLLEN	OPM 1	OPM 0	CKi_ LP	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0
															<u>.</u>
Bit	Na	ame						De	scripti	on					
15 - 14	Un	used	Reser	ved. Ir	n norm	al func	tional m	ode, the	ese bits	s MUS	F be se	et to zer	ю.		
13		LV_ LLEN	When When CKi ar REF[3 genera	PLL Enable in Slave Mode (Ignored in Master Mode). /hen this bit is low, DPLL is disabled in Slave mode. /hen this bit is high and OSC_EN = 1, the DPLL is enabled in Slave mode. /hen SLV_DPLLEN is set in Slave mode, CKo[3:0] and FPo[3:0] are generated from Ki and FPi. CKo[5:4] and FPo[5] are locked to the selected input reference (one of EF[3:0]). In this mode of operation, the DPLL retains its functionality, including the eneration of the REF_FAIL[3:0] output signals. See Table 7, "ZL50021 Operating lodes" on page 38 for more details.											(one of ling the
12 - 11	OPI	VI1 - 0	These	peration Mode nese bits are used to set the device in Master/Slave operation. Refer to Table 7, 'L50021 Operating Modes'' on page 38 for more details.											
10	СК	(i_LP	When When and FI CKIN1	CKi and FPi Loopback (Ignored in Slave mode) When this bit is low, CKi and FPi are used as input pins. When this bit is high, CKi and FPi are internally looped back from CKo2 (16.384 MHz) and FPo2 respectively, and CKi pin and FPi pin should be tied low or high externally; CKIN1 - 0 (bits 6 - 5) of this register should be programmed to be 00. See Table 7, "ZL50021 Operating Modes" on page 38 for more details.											
9	FPII	NPOS	When	this bit	t is low	, FPi si	Positio traddles starts fro	frame I	oounda e bour	ary (as ndary (a	define as defi	d by ST ned by	-BUS) GCI-B	us)	
8	Cł	KINP		this bit	t is low	, the C	∶ y Ki falling CKi risin								
7	FF	PINP	When	this b	it is lo	w, the	Polarity input fr nput fra	ame pu							format. at.
6 - 5	CKI	N1 - 0	Input	Clock	(CKi) a	and Fr	ame Pu	llse (FP	i) Sele	ection					
					CKI	N1 - 0		FPi Acti	ve Per	iod		CKi			
						00		6	l ns		16	5.384 M	Hz		
						01			2 ns			.192 Mł			
						10		24	4 ns			.096 MI	lz	_	
						11				Reser					
							DE_4M [·] ne the in				n "Pin	Descrip	otion" c	on pag	e 13,

Table 18 - Control Register (CR) Bits

15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0				
0	0	SLV_ DPLLEN	OPM 1	OPM 0	CKi_ FPIN LP POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0				
Di4							De	o o rinti										
Bit	IN	ame					De	scripti	on									
4	VA	REN	When	this bit i	y Mode En is low, the v is high, the	ariable of	delay mo delay n	ode is o node is	disable enable	ed on a ed on a	device a device	-wide I e-wide	basis. basis.					
3	М	BPE	When progra	emory Block Programming Enable then this bit is high, the connection memory block programming mode is enabled bgram the connection memory. When it is low, the memory block programming mod abled.														
2	C)SB	This b		l By Bit es the STio HiZ control					erial ou	itputs. 1	The fol	lowing	table				
				RESET Pin	SRSTSW (in SRR)	ODE Pin	OSB Bit		STio0 - 3	31	5	STOHZ0	- 15					
				0	Х	Х	Х		HiZ			Driven H	ligh					
				1	1	Х	х		HiZ			Driven H	ligh					
				1	0	0	Х		HiZ			Driven H	High					
				1	0	1	0		HiZ			Driven H	ligh					
					0	1	1	(Cor	Active		(Co	Activ	e by CM)					
				1					ntrolled b	oy CM)	(00	nuoneu	by Owi)					
				Unused	output stre bit2 - 0).	ams are	tristate											
1 - 0	MS	61 - 0	SOCR	Unused 20 - 31 (1 20 Sele	•	se two t	oits are	d (STio	= HiZ,	, STO⊦	IZ = Dri	ven Hi	igh). R	efer t				
1 - 0	MS	61 - 0	SOCR	Unused 80 - 31 (f ory Sele gh or da	bit2 - 0). ct Bits The	se two t	oits are ess by C	d (STio	= HiZ,	STOF	IZ = Dri	ven Hi	igh). R	efer t				
1 - 0	MS	61 - 0	SOCR	Unused 80 - 31 (f ory Sele gh or da	bit2 - 0). ct Bits The ata memory	se two t for acce	oits are ess by C	d (STio used to PU: Memo	select ry Selec	, STO⊢ t conne	IZ = Dri	ven Hi nemory	igh). R	efer t				
- 0	MS	51 - 0	SOCR	Unused 80 - 31 (f ory Sele gh or da	bit2 - 0). ct Bits The ata memory 1S1 - 0	se two k for acce	oits are ess by C	d (STio used to PU: Memo on Mer	select ry Sele mory L	, STOF t conne ection ow Rea	IZ = Dri ection m	ven Hi nemory	igh). R	efer t				
- 0	MS	51 - 0	SOCR	Unused 80 - 31 (f ory Sele gh or da	bit2 - 0). ct Bits The ata memory 1S1 - 0 00	se two k for acce	oits are ess by C connection	d (STio used to PU: Memo on Mer	select ry Select mory L nory H	STOF t conne ection ow Rea	IZ = Dri ection m	ven Hi nemory	igh). R	efer t				

Table 18 - Control Register (CR) Bits (continued)

15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIO_ PD_EN	BDH	BDL	RBER EN	TBER EN	BPD 2	BPD 1	BPD 0	MBPS
			I												
Bit		Name							Descr	ription					
15 - 9	ι	Jnused	ł	Reserv	/ed. In	norma	al functio	nal mo	de, thes	se bits N	IUST b	e set t	o zero	-	
8	ST	rio_pe en)_		this bit	is low	able , the pull- n, the pul								
7		BDH		Bi-dire	i-directional Control for Streams 16-31										
							BDH	ST	io16 - 3	B1 Oper	ation				
							0	S	5Ti16-31	operation 1 are inp 1 are ou					
							1	STi1	6-31 tie	nal oper d low in re bi-dir	iternally				
6		BDL		Bi-dire	ectiona	l Con	trol for §	Stream	s 0-15						
							BDL	S	Гіо0 - 1	5 Opera	ation				
							0	:	STi0-15	operati are inp are out	outs				
							1	STi)-15 tiec	nal oper d low inf e bi-dire	ternally				
5	R	BEREI	N				nable: W ceivers, t				the BE	R rece	eivers	are dis	abled.
4	Т	BEREI	N	PRBS Transmitter Enable: When this bit is low, all the BER transmitters are disabled To enable any BER transmitters, this bit MUST be high.											
3 - 1	В	PD2 -	0	tion me MBPE to high Memor	Block Programming Data: These bits refer to the value to be loaded into the connect tion memory, whenever the memory block programming feature is activated. After the MBPE bit in the Control Register is set to high and the MBPS bit in this register is set to high, the contents of the bits BPD2 - 0 are loaded into bits 2 - 0 of the Connection Memory Low. Bits 15 - 3 of the Connection Memory Low and bits 15 - 0 of Connection Memory High are zeroed.										

Table 19 - Internal Mode Selection Register (IMS) Bits

0	0	0	0			9	8	7	6	5	4	3	2	1	0
			Ű	0	0	0	STIO_ PD_EN	BDH	BDL	RBER EN	TBER EN	BPD 2	BPD 1	BPD 0	MBPS
Bit	r	Name		Description											
0	Ν	MBPS Memory Block Programming Start: A zero to one transition of this bit starts the memory block programming function. The MBPS and BPD2 - 0 bits in this regist must be defined in the same write operation. Once the MBPE bit in the Control Register is set to high, the device requires two frames to complete the block programming After the programming function has finished, the MBPS bit returns to low, indicating the operation is completed. When MBPS is high, MBPS or MBPE can be set to low abort the programming operation. Whenever the microprocessor writes a one to the MBPS bit, the block programming function is started. As long as this bit is high, the user must maintain the same logic value to the other bits in this register to avoid any change in the device setting.													

Table 10 Internal Mede	Solaction	Pagistar		Bite	(continued)	
Table 19 - Internal Mode	Selection	Register	(1111)	DILS	(continueu)	

		lead/Write ue: 0000 _H		s: 0002	Ч												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[0	0	0	0	0	0	0	0	0	0	0	0	0	0	SRST SW	SRST DPLL]
Bit	t	Nar	ne							Desc	criptio	n					
15 -	2	Unu	sed	Res	erved	. In no	rmal f	unctior	nal mo	de, the	ese bit	s MUS	T be s	set to z	zero.		
1		SRST	rsw	norr state Refe	nal op e. er to ⁻	eratior	ו. Whe ד, "A	en this ddress	bit is Map	high, for R	data s	switchi	ng blo	cks a	re in so	olocks a oftware 3 for d	reset
0		SRSTI	DPLL	oper Refe	ration. er to	When	this b 7, "A	it is hig ddress	gh, the 6 Map	DPLL for R	block	is in s	oftwar	e rese	et state.	is in n 3 for d	

Table 20 - Software Reset Register (SRR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	9	o FPOF2	7 FPOF1	o FPOF0	D CKO5	4 CKO4	СКО	СКО	СКО	СКО
Ũ	0	0	Ŭ	Ū	0	Ŭ	EN	EN	EN	EN	EN	FPO3 EN	FPO2 EN	FPO1 EN	FPO0 EN
Bit		Nam	e						Descr	iption					
15 - 9		Unus	ed	Rese	rved.	n norr	nal funct	ional mo	ode, thes	e bits N	IUST be	e set to	zero.		
8	When this bit is high, output frame pulse FPo_OFF2/FPo5 is enabled. When this bit is low, output frame pulse FPo_OFF2/FPo5 is in high impedance s									state.					
7	F	POF1	FPo_OFF1 Enable When this bit is high, output frame pulse FPo_OFF1 is enabled. When this bit is low, output frame pulse FPo_OFF1 is in high impedance state.												
6	F	POFC)EN	FPo_ When When	this b	it is hi	l e gh, outpu w, outpu	ut frame t frame p	pulse FF oulse FP	Po_OFF o_OFF(:0 is en) is in h	abled. igh imp	edance	e state.	
5		CKO5	EN	When When	this b	it is hi it is lo	gh, outpu w, outpu in Maste	t clock C	Ko5 is ir	high ir	npedan	ce stat	e. 'LLEN	set.	
4		CKO4	EN	When	this b this b	it is hi it is lo	gh, outpu w, outpu in Maste	t clock C	Ko4 is ir	high ir	npedan			set.	
3	C	CKOFF EN		When	this b	oit is h	E nable igh, outp w, CKo3	out clock and FP	c CKo3 a o3 are in	and out high im	out fram	ne puls ce state	e FPo(3 are e	nableo
2	(CKOFF EN		When	this b	oit is h	E nable igh, outp w, CKo2	out clock and FP	c CKo2 a o2 are in	and out high im	out fram	ne puls ce state	e FPoź e.	2 are e	nableo
1	C	CKOFF EN		When	this t	oit is h	E nable igh, outp w, CKo1	out clock and FP	CKo1 a o1 are in	and out high im	out fram	ne puls ce state	e FPo ^r e.	1 are e	nabled
0	(CKOFF EN		When	this b	oit is h	E nable iigh, outr w, CKo0	out clock	CKo0 a	and out	out fram	ne puls	e FPo) are e	nable

Table 21 - Output Clock and Frame Pulse Control Register (OCFCR) Bits

External Reset Va			lress: (0004 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKO4 P	CKO4 SEL	CKO FPO3 SEL1	CKO FPO3 SEL0	3 P	FPO3 P	FPO3 POS	CKO2 P	FPO2 P	FPO2 POS	CKO1 P	FPO1 P	FPO1 POS	CKO0 P	FPO0 P	FPO0 POS
Bit		Name							Descri	ption					
15	(CKO4P		Output (When th boundary frame bo CKo4 is a	is bit /. Whe undary	is low, n this '.	the o bit is hi	utput c gh, the	lock C outpu	t clock	CKo4	rising	edge a	ligns w	
14	С	KO4SE		Output (When thi When thi CKo4 is a	s bit is s bit is	low, th high, tl	e outpu ne outp	t clock ut clock	CKo4 i CKo4	s 2.048 is 1.54	4 MHz.		PLLEN s	set.	
13 - 12		KOFPC SEL1 - (Output (Selectio		(CKo3)) Frequ	iency a	and Ou	utput F	rame	Pulse	(FPo3)	Pulse	Cycle
							=PO3 1 - 0		FPo3		С	Ko3			
						0	0		244 ns	6	4.09	6 MHz			
						0	1		122 ns	6	8.19	2 MHz			
						1	0		61 ns		16.38	84 MHz	Z		
						1	1		30 ns		32.70	68 MHz	Z		
11	(CKO3P		Output (When th boundary frame bo	is bit /. Whe	is low, n this	the o	utput c	lock C						
10		FPO3P		Output F When thi When thi	s bit is	low, the	e outpu	t frame	pulse F	Po3 h					
9	FI	PO3PO		Output F When thi When thi	s bit is	low, FF	o3 stra	addles f	rame b).
8	(CKO2P		Output (When th boundary frame bo	is bit /. Whe	is low, n this	the o	utput c	lock C						
7		FPO2P		Output F When thi When thi	s bit is	low, the	e outpu	t frame	pulse F	Po2 h					

Table 22 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits

15	1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKO4 P		iO4 El	CKO FPO3 SEL1	CKO FPO3 SEL0	P	FPO3 P	FPO3 POS	CKO2 P	FPO2 P	FPO2 POS	CKO1 P	FPO1 P	FPO1 POS	CKO0 P	FPO0 P	FPO0 POS
Bit			Name							Descrij	otion					
6		FF	PO2PO	,	Output F When thi When thi	s bit is	low, FF	Po2 stra	iddles f	rame b).
5		(CKO1P		Output (When th boundary frame bo	is bit /. Whe	is low, n this l	the o	utput c	lock C						
4		F	PO1P	,	Output F When thi When thi	s bit is	low, the	e output	frame	pulse F	Po1 ha					
3		FF	PO1PO	,	Output F When thi When thi	s bit is	low, FF	Po1 stra	iddles f	rame b).
2		(CKO0P		Output C When th boundary frame bo	is bit /. Whe	is low, n this l	the o	utput c	lock C						
1		F	PO0P	,	Output F When thi When thi	s bit is	low, the	e output	frame	pulse F	Po0 ha					
0		FF	PO0PO		Output F					n rame b	oundar	v (ac d	ofinod			

 Table 22 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	FP19 EN	FOF[n] OFF7	FOF[n] OFF6	FOF[n] OFF5	FOF[n] OFF4	FOF[n] OFF3	FOF[n] OFF2	FOF[n] OFF1	FOF[n] OFF0	FOF[n] C1	FOF[n] C0
					1		I	1	II		I				1
Bit		Nan	ne						De	scriptio	on				
15 - 11		Unus	ed	R	eserve	d. In no	rmal fu	nctional	mode, tl	hese bit	ts MUST	be set	to zero.		
				T	his bit	is a res	erved b	bit for F	Po OFF	0 and I	FPo OF	F1. and	MUST	be set	to zerc
9 - 2	FO	F[n]Ol	FF7 - (W 19 W FI Th	/hen th 9.44 MI /hen thi Po_OF ne bina	is bit is Hz witho is bit is F[n] Ch ry value	high, but char low, FP annel (e of the	se bits r	F2 is net. is outpu	egative ut frame the cha	frame e pulse v annel off	vith chai	nnel offs	rrespo et.	nding t
9 - 2		F[n]Ol 		W 19 W V FI Th ar	/hen th 9.44 MI /hen thi Po_OF he bina ry. Pern	is bit is Hz witho is bit is F[n] Ch ry value	high, but char low, FP annel (e of the nannel (FPo_OF o_OFF2 Offset se bits r offset va	F2 is net. is outpu	egative ut frame the cha	frame e pulse v annel off	vith chai	nnel offs	rrespo et.	nding t
_				W 19 W FI Th ar FI	/hen th 9.44 MI /hen thi Po_OF he bina ry. Pern	is bit is Hz witho is bit is F[n] Ch nitted ch F[n] Co R	high, but char low, FP annel (e of the nannel (FPo_OF o_OFF2 Offset se bits r offset va its	F2 is net. is outpu	egative ut frame the cha bend on	frame e pulse v annel off	vith chai set fron of this PFF7 - 0 itted	nnel offs	rrespo et. I frame	nding t
_				W 19 W FI Th ar FI	/hen th 9.44 MI /hen thi Po_OF ne bina ry. Perm Po_OF	is bit is Hz without is bit is F[n] Char nitted char F[n] Coar C D R (Mi	high, but char low, FP annel (ontrol b ata ate	FPo_OF o_OFF2 Offset se bits r offset va its FPo Pulse	F2 is n et. is outpu efers to lues dep	egative ut frame the cha bend on dth	frame e pulse v annel off bits 1-0 FOF[n]C Perm	vith char set from of this FF7 - 0 itted I Offset	nnel offs n origina register.	rresponet.	bounc
				W 19 W FI Th ar FI	/hen thi 9.44 Mł /hen thi Po_OF ne bina ry. Perm Po_OF FOF[n](0 1-0	is bit is Hz witho is bit is F[n] Ch nitted ch F[n] Co R (Mi 2.1	high, but char low, FP annel (e of the nannel o ntrol b ata ate ops)	FPo_OF nnel offs o_OFF2 Offset se bits r offset va its FPo Pulse one 4.00	F2 is n et. is outpu efers to lues dep 	egative ut frame the cha bend on dth	frame e pulse v annel off bits 1-0 FOF[n]C Perm Channe	vith chai set fron of this PFF7 - 0 itted I Offset 31	nnel offs n origina register. Polarit	rresponet.	bound bound bosition ontrol
_				W 19 W FI Th ar FI	/hen thi 9.44 Mł /hen thi Po_OF ne bina ry. Perm Po_OF FOF[n](1-0	is bit is Hz without is bit is F[n] Ch mitted ch F[n] Co R (Mi 2.1 4.1	high, but char low, FP annel (e of the nannel c ntrol b ata ate bps)	FPo_OF o_OFF2 Offset se bits r offset va its FPo Pulse one 4.00	F2 is n et. is outpu efers to lues dep o_OFF[n] Cycle Wi 96 MHz c	egative ut frame the cha bend on dth clock	frame e pulse v annel off bits 1-0 FOF[n]C Perm Channe 0 -	vith chai set from of this FF7 - 0 itted I Offset 31 63	nnel offs n origina register. Polarit Contro FPO0	rrespon et. I frame y Provi D C C D FP	bound bound bosition ontrol

Table 23 - FPo_OFF[n] Register (FPo_OFF[n]) Bits

	Read Address: 00 [,] ue: 0000 _H	0 _H										
	15 14 1	3 12 11 10 9 8 7 6 5 4 3 2 1 0										
	0 0	0 0										
Bit	Name	Description										
15 - 2	Unused	Reserved In normal functional mode, these bits are zero.										
1	OUTERR	Output Error (Read Only) This bit is set high when the total number of output channels is programmed to be more than the maximum capacity of 4096, in which case the output channels beyond the maximum capacity should be disabled. This bit will be cleared automatically after programming is corrected.										
0	INERR	Input Error (Read Only) This bit is set high when the total number of input channels is programmed to be more than the maximum capacity of 4096, in which case the input channels beyond the maximum capacity should be disabled. This bit will be cleared automatically after pro- gramming is corrected.										

Table 24 - Internal Flag Register (IFR) Bits - Read Only

		Read Add lue: 0000		0011 _H													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	BER F15	BER F14	BER F13	BER F12	BER F11	BER F10	BER F9	BER F8	BER F7	BER F6	BER F5	BER F4	BER F3	BER F2	BER F1	BER F0	
Bi	t	Nan	ne							Descri	ption						
15 -	0	BERF	-[n]	lf BE zero.		s high,	, it indi			R Rec			•		-	-/	
Note:	[n] de	notes inp	ut strea	am from	0 - 15.												

Table 25 - BER Error Flag Register 0 (BERFR0) Bits - Read Only

	al Read/Wri Value: 0000		ess: 0001	2 _H											
1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BE F3		BER F29	BER F28	BER F27	BER F26	BER F25	BER F24	BER F23	BER F22	BER F21	BER F20	BER F19	BER F18	BER F17	BER F16
	1														
Bit	Nan	ıe						0	Descri	ption					

Table 26 - BER Error Flag Register 1 (BERFR1) Bits - Read Only

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BER L15		BER L13	BER L12	BER L11	BER L10	BER L9	BER L8	BER L7	BER L6	BER L5	BER L4	BER L3	BER L2	BER L1	BER L0
	4	Name	`						[Descri	ption					
Bi	ι	Name	•													

Table 27 - BER Receiver Lock Register 0 (BERLR0) Bits - Read Only

Res	15 set Valu	ue: 0000 ₁ 14	H 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	BER L31	BER L30	BER L29	BER L28	BER L27	BER L26	9 BER L25	o BER L24	7 BER L23	BER L22	BER L21	4 BER L20	BER L19	BER L18	BER L17	BER L16
Bit		Nam	ie						[Descri	ption					

Table 28 - BER Receiver Lock Register 1 (BERLR1) Bits - Read Only

		d/Write Ad : 0000 _H	dress: 00	940 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	LIN_ RES	SM_ FST	0	SWF	SWE	MRLE	RFRE	DPLL _IRM
Bit		Name							Descri	ption					
15-8	3	Unused	Res	served	. In nor	mal fui	nctiona	l mode	these	bits M I	JST be	set to z	ero.		
7	l	IN_RES	mu trar Wh trar reg	tiplicat nsfer as en this nsfer ch ister).	ion will s per B bit is naracte	be use NCR re ow, no ristics.	ed to de egister on-linea (Only l	etermin for sma ir phase high jitte	e the jit all and I e multip er ampli	ter trar arge jit plication tudes t	nsfer ch tter amp n will be	aracteri olitude). e used ne jitter	is high, istics. (F to detei transfer	ollow ti mine th	he jitter ne jitter
6	;	SM_FST	ena use Wh	ibled, a d ever en this	allowing i if the l bit is	y the F DPLL s low, the	ast Fre lew rat e FFL3	equency e limite	/ Lock r is not s in the	(FFL3 bypas e BWC	- 0) bits sed.	s in the	i-fast lo BWCR ignored	registe	er to be
5		Unused	Res	served	. In nor	mal fur	nctiona	Imode	this bit	MUST	r he set	to zero)		

Table 29 - DPLL Control Register (DPLLCR) Bits

		0000 _H													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	LIN_ RES	SM_ FST	0	SWF	SWE	MRLE	RFRE	DPLL _IRM
Bit		Name							Descri	ption					
4		SWF	DP slov of S res Wh fast of Sof pha ver	LL is in w contr Softwar ponse en this contro Softwa tware use alig y frequ	n freeru re Delta and pha bit is h ol mode re Del Delta l gnment ent upo	n mode e is ena a Frequ ase alig igh, the e is ena ta Fre Freque speed dating c	e (the F abled. Juency F gnment e SWE abled. quency ncy R (phase of the S	DM1 - The DP Register t speed bit is h The DP (Register, e slope) SWDFR	0 bits o LL outp r (SWD (phase igh, and LL outp ster (S theref) limiter registe	of the R buts will DFR), a slope d the D buts wi WDFR ore all ore all s to be er.	s low, t CCR re I stabiliz fter pro) time. PLL is Il reach), imme owing o e used.	gister a ze to de gramme in freen the del ediately externa This ca	rre ='11' Ita frequ ed inter un mode ta frequ after I softwa se will u), the so liency co nal DPL e, the so liency co writing are filte usually	oftware ontents _L filte oftware ontents to the ers and
3		SWE	(SV bit mea out	VDFR) is high aning t put free	content and f hat the quency	it is ign the DP Softwa , depen	ored a LL is are Del iding o	nd the in freei ta Freqi	softwar run mo uency F alue of S	e mod de, the Registe SWF b	e Software e of the e DPLL er conter it of this nored.	DPLL i softwant is use	s disab are mod ed to co	led. Wh le is ei	ien thi nablec
2		MRLE	igno set reg follo	ored ar up the isters o owing	nd the S e DPLL content register	Stratum .'s refe s are rs are	3 defa rence used t affecte	ault valu monitor o contr ed: RnU	e for ea ing fur ol the ILR, Ri	ach def nctions monito nLLR,	is low, t tected r . When oring fu RnMPC NLLRU	eferenc this bi nctional RL, Rr	e freque t is hig ity of the MPCR	ency is r h, the r ne DPL U, MPN	used t monito L. Th
1		RFRE	valu	ue useo is high	d in the	DPLL	comes	from a	opropria	ate refe	is bit is erence f from Re	requen	cy deteo	ctor. Wh	nen thi
0		DPLL_ IRM	stat	e. Whe		bit is hi					ne DPLI ne powe				

Table 29 - DPLL Control Register (DPLLCR) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3F2	R3F1	R3F0	R2F2	R2F1	R2F0	R1F2	R1F1	R1F0	R0F2	R0F1	R0F0
		I				1	I I						1		
Bit	N	ame						D	escrip	tion					
15-12	Ur	nused		erved ormal fu	nction	al mode	e, these	bits M	UST b	e set to	zero.				
11 - 9	R3	F2 - 0	Whe		RFRE	bit of th	Bits ne DPLL hen the			ow, the	se bits	are ign	ored.	to se	lect th
						R3F2	R3F1		F0	REF 3	•	requen	су		
						0	0	(-		8 kH				
						0	0		1		1.544 N				
						0	1)		2.048 N 4.096 N				
						1	0)		4.096 N 8.192 N				
						1	0		-		6.384 N				
						1	1	(-		19.44 N				
						1	1		1		Reserv				
8 - 6	R2	F2 - 0	bits		d to s	elect th	Bits: Wi e REF2	input	freque	ncy. Wł	nen the	e RFRE	bit is		
						R2F2	R2F1	R2	F0	REF 2		requent	су		
						0	0	(-		8 kH				
						0	0		1		1.544 N				
						0	1	_)		2.048 N				
						0	1		1		4.096 N				
						1	0)		8.192 N 6.384 N				
						1	1)		19.44 N				

Table 30 - Reference Frequency Register (RFR) Bits

0 0 Name R1F2 - 0	0 R3F2 R Reference 1 F When the RFI REF1 input fre	RE bit of t	Bits he DPLL hen the F R1F1 0 0 1 1 0 0	CR regis	ter is high	ph, these ese bits 1 Input F 8 kH 1.544 N 2.048 N 4.096 N 8.192 N	are ign Frequenc z AHz AHz AHz AHz	ored.	to sel	R0F0	
	When the RFI	RE bit of t equency. W R1F2 0 0 0 1 1	he DPLL hen the F R1F1 0 0 1 1 0 0	CR regist RFRE bit 0 1 0 1 0	ter is high	ese bits 1 Input F 8 kH 1.544 M 2.048 M 4.096 M 8.192 M	are ign Frequenc z AHz AHz AHz AHz	ored.	d to sel	lect th	
	When the RFI	RE bit of t equency. W R1F2 0 0 0 1 1	he DPLL hen the F R1F1 0 0 1 1 0 0	CR regist RFRE bit 0 1 0 1 0	ter is high	ese bits 1 Input F 8 kH 1.544 M 2.048 M 4.096 M 8.192 M	are ign Frequenc z AHz AHz AHz AHz	ored.	d to sel	lect th	
R1F2 - 0	When the RFI	RE bit of t equency. W R1F2 0 0 0 1 1	he DPLL hen the F R1F1 0 0 1 1 0 0	RFRE bit R1F0 0 1 0 1 0 1 0	is low, th	ese bits 1 Input F 8 kH 1.544 M 2.048 M 4.096 M 8.192 M	are ign Frequenc z AHz AHz AHz AHz	ored.	d to sel	lect th	
		0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0	REF	8 kH 1.544 M 2.048 M 4.096 M 8.192 M	z AHz AHz AHz AHz	су 			
		0 0 0 1 1	0 1 1 0 0	1 0 1 0		1.544 M 2.048 M 4.096 M 8.192 M	ЛНZ ЛНZ ЛНZ ЛНZ				
		0 0 1 1	1 1 0 0	0 1 0		2.048 M 4.096 M 8.192 M	ЛНz ЛНz ЛНz				
		0 1 1	1 0 0	1 0		4.096 N 8.192 N	/Hz /Hz				
		1	0	0		8.192 N	ЛНz				
		1	0	-							
		-	-	1		16 204 1					
		1				16.384 MHz					
			1	0		19.44 N	/Hz				
		1	1	1		Reserv	/ed				
R0F2 - 0	Reference 0 F When the RFI REF0 input fre	RE bit of t	equency Bits E bit of the DPLLCR register is high, these bits are use uency. When the RFRE bit is low, these bits are ignored.								
		R0F2	R0F1	R0F0	REF	0 Input F	requent	су			
		0	0	0		8 kH	Z				
		0	0	1							
		0	1	0							
		0	1	1		4.096 N	/Hz				
		1 0 0					8.192 MHz				
			0								
		1	1	0		19.44 N	ЛНz				
			0 0 0 1 1	0 0 0 1 0 1 1 0 1 1 1 1	$\begin{array}{c ccccc} 0 & 0 & 0 & 1 \\ \hline 0 & 0 & 1 & 0 \\ \hline 0 & 1 & 1 & 0 \\ \hline 0 & 1 & 1 & 1 \\ \hline 1 & 0 & 0 \\ \hline 1 & 0 & 1 \\ \hline 1 & 1 & 0 \end{array}$	$\begin{array}{c ccccc} 0 & 0 & 1 \\ \hline 0 & 1 & 0 \\ \hline 0 & 1 & 1 \\ \hline 0 & 1 & 1 \\ \hline 1 & 0 & 0 \\ \hline 1 & 0 & 1 \\ \hline 1 & 1 & 0 \\ \end{array}$	0 0 1 1.544 M 0 1 0 2.048 M 0 1 1 4.096 M 1 0 0 8.192 M 1 0 1 16.384 M 1 1 0 19.44 M	0 0 1 1.544 MHz 0 1 0 2.048 MHz 0 1 1 4.096 MHz 1 0 0 8.192 MHz 1 0 1 16.384 MHz 1 1 0 19.44 MHz	0 0 1 1.544 MHz 0 1 0 2.048 MHz 0 1 1 4.096 MHz 1 0 0 8.192 MHz 1 0 1 16.384 MHz 1 1 0 19.44 MHz	0 0 1 1.544 MHz 0 1 0 2.048 MHz 0 1 1 4.096 MHz 1 0 0 8.192 MHz 1 0 1 16.384 MHz 1 1 0 19.44 MHz	

Table 30 - Reference Frequency Register (RFR) Bits (continued)

External I Reset Va			ess: 004	2 _H													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
CFN 15	CFN 14	CFN 13	CFN 12	CFN 11	CFN 10	CFN 9	CFN 8	CFN 7	CFN 6	CFN 5	CFN 4	CFN 3	CFN 2	CFN 1	CFN 0		
Bit	Na	ame						D	escrip	tion							
15 - 0	CFN	115 - 0	and t		RU regi		•			Bits: T center f					e bits g to the		
								fout	$= \frac{\text{CFN}}{2^{26}}$	× fmclk							
			where, f_{OUT} is desired output center frequency, while f_{MCLK} is frequency of DPLL master clock. For given master clock frequency of 100 MHz, and desired output center frequency of 65.536 MHz, the CFN has the value of:														
			CFN = $2^{26} \times \frac{65.536 \text{ MHz}}{100 \text{ MHz}} = 2^{26} \times 0.65536 = 43980465 = 29F16B1H$														
			The register contents should be changed only if compensation crystal) frequency offset is required.										n for input oscillator (or				
										m (100. med to		Hz -> 5	times ı	multipli	ed c20i		
				С	FN = 2	$\frac{26}{10} \times \frac{68}{10}$	5.536MI 0.002M	<u>Hz</u> = 2 Hz	²⁶ × 0.6	553468	9 = 43	979585 =	= 29F13	341н			
			The	default	value c	of this r	egister	SHOU		T be ch	nanged	in any	other o	circums	stances.		

Table 31 - Centre Frequency Register - Lower 16 Bits (CFRL)

External I Reset Va		rite Addre 9F _H	ss: 0043	3 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	CFN 25	CFN 24	CFN 23	CFN 22	CFN 21	CFN 20	CFN 19	CFN 18	CFN 17	CFN 16
Bit	NI							r	Dooorir	tion					
ы	ING	ame							Descrip	Juon					
15 - 10	Un	used	Res	Reserved. In normal functional mode, these bits MUST be set to zero.											
9 - 0	CFN	25 - 16	and unde The lator	the CF er CFR defaul	RL reg L regis t value vstal) fre		ts repre explan register	esents t ation. should	he cen d be ch	ter freq anged	uency only if a	numbe	r (CFN) explai	




15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	SDF 14	SDF 13	SDF 12	SDF 11	SDF 10	SDF 9	SDF 8	SDF 7	SDF 6	SDF 5	SDF 4	SDF 3	SDF 2	SDF 1	SDF 0
Bit	N	lame						[Descrip	otion					
15	U	nused	Res	served	. In nor	mal fur	octional	mode,	this bit	MUST	be set	to zer	0.		
4 - 0	SD	F14 - 0	and bina cen the alig or t	I the DI ary valu ter frec deviati nment he DPL	PLL is i ue of th quency on will speed L is nc	n freeru ese bits (delta f be met (phase t in free	un mod s repres requen immec slope) erun mo	le (the l sents th icy). De liately c time. V ode, the	FDM1-(ne targe pendin or after Vhen th ese bits	SWE bit 0 bits o eted de ig on th programe ne SWE s are igno olemen	f the Re viation e SWF mmed bit in t nored.	CCR re of the bit in t filter re the DP	egister a DPLL o he DPL sponse	are ='1 output f LCR re and p	1'), the rom it egiste hase

Table 33 - Software Delta Frequency Register (SWDFR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	FOF 14	FOF 13	FOF 12	FOF 11	FOF 10	FOF 9	FOF 8	FOF 7	FOF 6	FOF 5	FOF 4	FOF 3	FOF 2	FOF 1	FOF 0
Bit	N	ame						D	escrip	tion					
15	Ur	used	Rese	Reserved. In normal functional mode, this bit is zero.											
14 - 0	FOF	-14 - 0	of the comp In the	e DPLL plemen e softw	output t forma are fas	t from it t. t mode	ts cente these l	er frequ bits do	ency. [not rep	nese bit Defined present) limiter	in sam	ne units	as CF	N in the	e 2's



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	FLR 13	FLR 12	FLR 11	FLR 10	FLR 9	FLR 8	FLR 7	FLR 6	FLR 5	FLR 4	FLR 3	FLR 2	FLR 1	FLR 0
Bit	Ν	ame						D	escrip	tion					
5 - 14	Ur	used	Rese	Reserved. In normal functional mode, these bits MUST be set to zero.											
13 - 0	FLF	813 - 0	defin If the quen	es the DPLL cy can	maxim limiter excee	um allo bypass d the va	wed de is set i alue sp	viation in the E ecified	of the andwig by thes	DPLL o oth Con se bits,	output f itrol Re since t	rom its gister, he prop	ary value center the DP portiona ue in the	freque LL outp Il value	ncy. out fre- of ref



External I Reset Va			ess: 004	7 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LDT 15	LDT 14	LDT 13	LDT 12	LDT 11	LDT 10	LDT 9	LDT 8	LDT 7	LDT 6	LDT 5	LDT 4	LDT 3	LDT 2	LDT 1	LDT 0
	1		1												
Bit	N	ame						D	escrip	tion					
15 - 0	5 - 0 LDT15 - 0 Lock Detect Threshold Bits: The binary value of these bits defines the upper limit of the absolute phase from the phase detector output for lock detection. When the value of the absolute phase is less than or equal to LDT for duration of time defined by the LDIR register, the DPLL locks. When the value of the absolute phase is greater than LDT for duration of time defined by the LDIR register divided by 256, the DPLL does not lock. ote: LDT should be calculated as per the maximum expected amplitude of jitter on the active input reference														
Note: LE using th				ited as			X_EXF			-	itter on	the ac	tive inp	ut refei	rence
Example (assumi x 2 = 64	ng the	jitter fre													
			Tab	ole 36	- Lock	Detec	tor Thi	reshol	d Regi	ster (L	DTR) E	Bits			

External Reset Va		/rite Addr 00 _H	ess: 004	8 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LDI 15	LDI 14	LDI 13	LDI 12	LDI 11	LDI 10	LDI 9	LDI 8	LDI 7	LDI 6	LDI 5	LDI 4	LDI 3	LDI 2	LDI 1	LDI 0
			1												
Bit	N	ame						D	escrip	tion					
15 - 0	LDI	15 - 0	the o	output	phase	detected	or mus	t be b	elow th		detec	t thres			val that re lock.

Table 37 - Lock Detector Interval Register (LDIR) Bits

Reset Va	lue: 099	9F _H (see	ess: 004 Note)	Ч											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	SRL 12	SRL 11	SRL 10	SRL 9	SRL 8	SRL 7	SRL 6	SRL 5	SRL 4	SRL 3	SRL 2	SRL 1	SRL 0
Pit Nama Description															
Bit	N	ame		Description											
15 - 13	Un	used	Rese	Reserved. In normal functional mode, these bits MUST be set to zero.											
12 - 0	SRL	.12 - 0	Slew Rate Limit Bits: The binary value of these bits defines the maximum rate of DPLL phase change (phase slope), where the phase represents difference between the input reference and output feedback clock. Defined in same units as CFN (unsigned).												

Table 38 - Slew Rate Limit Register (SRLR) Bits

		02 _H (see	11010)												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	BLM	FLF_ QS	FLC 3	FLC 2	FLC 1	FLC 0	FFL 3	FFL 2	FFL 1	FFL 0	LPF 3	LPF 2	LPF 1	LPF 0
Bit	N	ame						D	escrip	tion					
15 - 14	Ur	used	Rese	erved.	In norm	nal fund	tional ı	node, t	hese b	its MUS	ST be s	et to ze	ero.		
13 BLM Bypass Limiter Bit: When this bit is high, the DPLL slew rate limiter is bypassed (ignored). In combination with FLF_QS, FLC3 - 0, FFL3 - 0 and LPF3 - 0 bits, causes fast locking of the DPLL output clocks to the selected reference. When this bit is low, the DPLL performs normal lock following the slew rate limit defined in the slew rate limit register (SRLR).															
12	FL	F_QS	intern Whe value Whe (i.e It is r	nal frec n this b e, allow n this b <100 so recomn	uency bit is hig ing ver it is low econds nended	stabiliz gh, the y fast s v, the ir), and s to set	ation. DPLL i storage iternal f some e	nternal of hold frequer xtra jitte if fast l	freque lover fr lcy valu er on o ocking	ency wil	l quickl cy value de reacl locks c	y stabil e. hed ove an be e	ize to t er norm expecte	he app al locki	oeed of ropriate
11 - 8	FL	C3 - 0	wher	n FFL3 mmenc	- 0 bits led fo	of this r refei	registe	er are u	sed. La	arger va	lues re	sult in	faster lo	ocking	equency and are es are

Table 39 - Bandwidth Control Register (BWCR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	BLM	FLF_ QS	FLC 3	FLC 2	FLC 1	FLC 0	FFL 3	FFL 2	FFL 1	FFL 0	LPF 3	LPF 2	LPF 1	LPF 0
Bit	N	ame						D	escrip	tion					
7 - 4	FF	L3 - 0	bit in spee spee outpu	the D d of th d grac ut freq	PLLČR e DPLL le that i uency. 1	registe output interna The big	er is hig t clocks I frequ ger the	gh, valu to the ency va value,	e of the active Ilue, us the fas	ese bit input r sed in ster the	is regist s (unsig eference holdove locking iese bits	ned) re e. The er mod J.	epreser value a e, reac	nts fast also rep	lockin resent
3 - 0	LP	F3 - 0	Low	Pass	Filter C	ontrol	Bits: I	Define t	ne DPl	L low	pass filt	er corr	ner freq	uency.	
				ſ	LPF3	LP	F2	LPF1	LPI	=0		R FREQ DPLL FIL	UENCY TER	OF	
					0	0)	0	0			0.47 H	lz		
0 0 0									0.95 H						
				_	0	0		1	0			1.9 H			
				_	0	0		1	1			3.8 H			
				_	0	1		0	0			7.6 H			
				-	0	1		1	0			30.4 H			
				_	0	1		1	1			60.7 H			
				-	1	(0	0			121 H			
				_	1	0)	0	1			243 H	z		
				_	1	0)	1	0			486 H	Z		
				_	1	()	1	1			971H	z		
					1	1	1	0	0			1.94 kł	Ηz		
					1	1	1	0	1			3.88 kł	Ηz		
					1	1	I	1	0			7.77 kł	Ηz		
					1	1		1	1			15.54 k	Hz		
ote 1:	The de	fault cor	ner frequ	uency (-3 dB poi	nt) of th	e low pa	iss filter i	s 1.9 Hz	<u>.</u>					
Note 2: To set fast lock mode, it is recommended to program the register bits as follows: LPF3-0 ->'h8, unless a specific filter response (low pass filter characteristic) is required FFL3-0 ->'hF FLC3-0 ->'hF, if significant amount of jitter is not present on the active reference input FLF_QS -> 1 BLM -> 1															
ote 3:					nt that the generate			lso in fre	erun mo	ode (see	e the RCC	CR Regis	ster). Ot	herwise,	the
ote 4:											r frequen than 1010		r than 1	/10 of th	e carrie
ote 5:	When registe mainta	the FFL3 r is set),	- 0 bits the DPL	are use L locki	ed in norn ng time in	nal locki icreases	ng mode s as the	e (when t unsigned	he BLM I binarv	bit is no	ot set and entation o	d the SM f FFL3 -	I_FST bi 0 value	it in the I increase	OPLLCF es.

Table 39 - Bandwidth Control Register (BWCR) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	MTR	PRS 1	PRS 0	PMS 2	PMS 1	PMS 0	FDM 1	FDM 0
Bit	N	ame							Descrip	tion					
15 - 8	Ur	used	Rese	rved.	In norr	nal func	tional		-		ST be s	set to ze	ero.		
7	N	ITR	refere maint value	ence tainec is res	input o I. Wher	en this l clock a n this bi ero, cau erence.	nd th t is hig	e DPLL gh, MTI	₋ outpu E circui	ut cloc it is in	k and its rese	the pl t state	hase c and th	offset v e phas	alue e offs
6 - 5	5 PRS1 - 0 Preferred Reference Selection Bits: These bits select the preferred of the input references They are used only if the PMS2-0 bits are s these bits are ignored.														
						PRS1	F	PRS0	PREF	ERRED SELEC		NCE			
						0		0		RE	F0				
						0		1		RE	F1				
						1		0		RE	F2				
						1		1		RE	F3				
4 - 2	PM	S2 - 0	Prefe	erenc	e Mode	e Select	ion B	its: The	se bits	select	one of	the pret	ference	modes	S:
				Γ	PMS2	PM	1S1	PMS0		PREFE	RENCE	MODE			
				_	0	(0	0		No	Prefere	nce			
					0	(0	1	Pro		as per tl PRS1 - (ne setting) bits	g of		
					0		1	0		F	orce REI	F0			
					0		1	1		F	orce REI	F1			
					1	(0	0			orce REI				
	1				1		0	1			orce REI				
			1			110	- 111				Reserve	d			
				L		de with									

Table 40 - Reference Change Control Register (RCCR) Bits


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0	0	0	0	0	0	0	0	MTR	PRS 1	PRS 0	PMS 2	PMS 1	PMS 0	FDM 1	FDM 0			
Bit	N	ame		Description														
1 - 0	FDI	FDM1 - 0 Force DPLL Timing Mode: These bits force the DPLL into one of the valid timing modes. In freerun mode, it is important that the DPLL is not also in fast lock mode (see the BWCR register). Otherwise, the output frame pulses may not be generated correctly.																
						0	0											
											C							
						0	0			Automati	c							

 Table 40 - Reference Change Control Register (RCCR) Bits (continued)

15	14	13	12	11	10	9	8 7	6	5	4	3	2	1	0
0	0	0	0	0	0	0 S	LM LS	r RFR2	RFR1	RFR0	RES1	RES0	DPM1	DPM0
Bit	N	ame						Descrip	otion					
15 - 9	Ur	nused	Rese	rved.	In norma	I functio	nal mode	e, these b	oits are	zero.				
8	Ş	SLM	differ	ence b	Limiter between Rate Lim	the input	and out	put clock				-		•
7	I	LST	progr	amme	i s Bit: If t ed proper low, the [ly, the DI	PLL outp	ut clocks	are loc	ked to t	the sele	ected in	put refe	rence.
6 - 4	RFR2 - 0 Reference Frequency Indicator Bits: These bits represent the frequency selected reference indicated by the reference bits (RES1 - 0) in this register.												of the	
					RFR2	RFR1	RFR		-requer elected					
					0	0	0		8	κHz				
					0	0	1		1.54	4 MHz				
					0	1	0		2.04	3 MHz				
					0	1	1		4.09	6 MHz				
					1	0	0		8.19	2 MHz				
					1	0	1		16.38	4 MHz				
					1	1	0		19.4	4 MHz				
					1	1	1		Res	erved]		
				-										
3 - 2	RE	S1 - 0			Select I =0 - 3 pin						ch one	of the	four ref	erenc
3 - 2	RE	S1 - 0			=0 - 3 pin	s) is beir			e device) .		of the	four ref	erence
3 - 2	RE	:S1 - 0			=0 - 3 pin	s) is beir	ng select	ted by the	e device	e. xe in us		of the	four ref	erenc
3 - 2	RE	:S1 - 0			=0 - 3 pin	s) is beir ES1	ng select RES0	ted by the	e device	e. xe in us		of the	four rel	erenc
3 - 2	RE	:S1 - 0			=0 - 3 pin	s) is beir ES1 0	ng select RES0 0	ted by the	e device eferend REF 0	e. ce in us		of the	four rel	erenc

 Table 41 - Reference Change Status Register (RCSR) Bits - Read Only

Externa	al Read	Only Add	ress: 00	4C _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	SLM	LST	RFR2	RFR1	RFR0	RES1	RES0	DPM1	DPM0
Bit 1 - 0		Name Description PM1 - 0 DPLL Timing Mode Status Bits: These bits indicate the DPLL's timing methods.												ode sta	tus.
				DPLL Timing Mode Status Bits: These bits indicate the DPLL DPM1 DPM0 DPLL Timing Mode State									Ū		
			0 0 MTIE												
				0 1 Normal											
				1 0 Holdover											
						1	1								



		/rite Addre 46 _H (Note		IE _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MNU 15	MNU 14	MNU 13	MNU 12	MNU 11	MNU 10	MNU 9	MNU 8	MNU 7	MNU 6	MNU 5	MNU 4	MNU 3	MNU 2	MNU 1	MNU 0
		Name													
Bit	N	ame Description													
15 - 0	MN	U15 - 0	MF refe	I ltiple-F NULRU erence riods.	J regist	ter bits	defines	the ne	ar upp	er limit	for the	multiple	e perio	d count	of any
Note 1:		efault valu , regardle					r all refe	rence fro	equencie	es, which	n is +9.9	13 ppm	(Stratum	3 comp	liant
Note 2:	The na	ame 'uppe	er' is ba	ased on f	requenc	y.									

Table 42 - Multi-period Near Upper Limit Register - Lower 16 Bits (MPNULRL)

		/rite Addr 9A _H (Not		4F _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MNU 31	MNU 30	MNU 29	MNU 28	MNU 27	MNU 26	MNU 25	MNU 24	MNU 23	MNU 22	MNU 21	MNU 20	MNU 19	MNU 18	MNU 17	MNU 16
Bit	Name Description														
15 - 0															
Note 1:				esents ne he refere			r all refe	rence fro	equencie	es, which	n is +9.9	13 ppm	(Stratum	3 comp	liant
Note 2:	The na	ame 'upp	er' is b	ased on f	requenc	y.									

Table 43 - Multi-period Near Upper Limit Register - Upper 16 Bits (MPNULRU)

		/rite Addro DE8 _H (No		60 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MFU 15	MFU 14	MFU 13	MFU 12	MFU 11	MFU 10	MFU 9	MFU 8	MFU 7	MFU 6	MFU 5	MFU 4	MFU 3	MFU 2	MFU 1	MFU 0
	t Name Description														
Bit	t Name Description														
15 - 0	MF	U15 - 0	MP refe	FÜLRU	J regist	er bits	pper L defines 1. The	s the fa	r upper	⁻ limit fo	or the r	nultiple	period	count	
Note 1:		efault valı , regardle					all refere	ence freq	uencies,	, which is	s +11.28	7 ppm (\$	Stratum	3 compli	ant

Table 44 - Multi-period Far Upper Limit Register - Lower 16 Bits (MPFULRL)

		/rite Addr 39A _H (No		51 _H													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
MFU 31	MFU 30	MFU 29	MFU 28	MFU 27													
Bit		Name		Description													
15 - 0	MF	- - - -		Multipl MPFUL referen periods	.RL reg ce inpu	jister bi	ts defin	es the	far upp	er limit	for the	multipl	e perio	d count	of any		
Note 1:				esents fa ne refere			all refere	nce freq	uencies,	, which i	s +11.28	7 ppm (Stratum	3 compli	ant		
Note 2:	The na	ame 'upp	er' is ba	ased on f	requenc	зy.											

Table 45 - Multi-period Far Upper Limit Register - Upper 16 Bits (MPFULRU)

		/rite Addr B8 _H (Not		52 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MNL 15	MNL 14	MNL 13	MNL 12	MNL 11	MNL 10	MNL 9	MNL 8	MNL 7	MNL 6	MNL 5	MNL 4	MNL 3	MNL 2	MNL 1	MNL 0
	_														
Bit	N	lame						0	Descrip	otion					
15 - 0	MN	IL15 - 0	MF	Iltiple-I PNLLRU erence riods.	J regist	ter bits	defines	the ne	ar lowe	er limit f	for the	multiple	e perioc	l count	of any
Note 1:				esents n he refere			r all refe	rence fre	equencie	es, which	n is -9.91	3ppm (S	Stratum 3	3 complia	ant
Note 2:	The na	ame 'low	er' is ba	ased on f	requenc	y.									

Table 46 - Multi-period Near Lower Limit Register - Lower 16 Bits (MPNLLRL)

		/rite Add 39A _H (No)53 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MNL 31	MNL 30	MNL 29	MNL 28	MNL 27	MNL 26	MNL 25	MNL 24	MNL 23	MNL 22	MNL 21	MNL 20	MNL 19	MNL 18	MNL 17	MNL 16
Bit		Name							Descri	ption					
15 - 0	MN	NL31 - 1		Multiple MPNLLI any refe clock pe	RL regi erence	ister bit	ts defin	es the	near lo	ower lin	nit for t	the mul	tiple pe	eriod co	ount of
Note 1:				resents n the refere			r all refe	rence fre	equencie	es, which	n is -9.91	13ppm (S	Stratum 3	3 compli	ant
Note 2:	The na	ame 'low	ver' is b	based on f	requenc	y.									

Table 47 - Multi-period Near Lower Limit Register - Upper 16 Bits (MPNLLRU)

		/rite Addr 16 _H (Note		54 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MFL 15	MFL 14	MFL 13	MFL 12	MFL 11	MFL 10	MFL 9	MFL 8	MFL 7	MFL 6	MFL 5	MFL 4	MFL 3	MFL 2	MFL 1	MFL 0
Bit	N	ame							Descri	ption					
15 - 0	MF	L15 - 0	MF ref	PFLLRU	J regis	ter bits	define	s the f	ar Iowe	er limit ⁻	for the	multip	le perio	od cou	and the nt of any Hz clock
Note 1:		fault valu regardle					all refer	ence fre	quencie	s, which	is -11.2	87ppm ((Stratum	3 comp	liant
Note 2:	The na	ime 'lowe	er' is ba	sed on f	frequenc	cy.									

Table 48 - Multi-period Far Lower Limit Register - Lower 16 Bits (MPFLLRL)

		Vrite Add 9A _H (No		0055 _H													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
MFL 31	MFL 30	MFL 29	MFL 28	MFL 27													
Bit	I	Name			Description												
15 - 0	MF	L31 - 1	6	MPFLL	RL regi ce inpu	ster bit	s defin	es the	far low	er limit	for the	e multip	le peri	od cou	and the nt of any IHz clock		
Note 1:				presents fattered the refered			all refer	ence fre	quencie	s, which	is -11.2	87ppm ((Stratum	3 comp	oliant		
Note 2:	The na	me 'low	er' is t	based on f	requenc	;у.											

Table 49 - Multi-period Far Lower Limit Register - Upper 16 Bits (MPFLLRU)

		Write Ad 87F _H (se			05A _H , 00	05E _H , 00	62 _H										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
MC[n] 15	MC[n] 14	MC[n] 13	MC[n] 12	MC[n] MC[n] <th< th=""></th<>													
Bit	N	ame		Description													
15 - 0	-	-	Rn№	Reference n Multi-period Count Bits: Total binary value of these bits and the RnMPCRU register bits defines the number of reference clock periods to be measured													
Note 1:				sents lov	wer bits	of multi-	period co	ount for 8	3 kHz in	put frequ	iency, ca	lculated	l to have	10 seco	onds		
	000011	NameDescriptionMC[n]15 - 0 (n = 0 - 3)Reference n Multi-period Count Bits: Total binary value of these bits and the RnMPCRU register bits defines the number of reference clock periods to be measured for the multi-period frequency check for the REFn input monitoring, minus 1.e default value represents lower bits of multi-period count for 8 kHz input frequency, calculated to have 10 seconds servation time.nen the MRLE bit of DPLLCR register is low, these registers are ignored. Depending on reference frequency (detected or bogrammed through the Reference Frequency Register), the following values are used instead:887F - if reference frequency is 8 kHz 987F - if reference frequency is 1.544 MHz															

 Table 50 - Multi-period Count Register - Lower 16 Bits (RnMPCRL) Bits, (n = 0 - 3)

Reset		Write Ade 001 _H (see			05B _H , 00	05F _H , 00	63 _H									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
MC[n] 31	MC[n] 30	MC[n] 29	MC[n] 28													
			T					_								
Bit	Name Description															
15 - 0	Name Description MC[n]31 - 16 (n = 0 - 3) Reference n Multi-period Count Bits: Total binary value of these bits and the RnMPCRL register bits defines the number of reference clock periods to be measured for the multi-period frequency check for the REFn input monitoring, minus 1. The default value represents lower bits of multi-period count for 8 kHz input frequency, calculated to have 10 seconds															
	(n	-	Rn	MPCR	L regist	ter bits	defines	s the nu	imber o	of refere	ence clo	ock per	iods to	be me		
Note 1:	The de	= 0 - 3)	Rn for ue repre	MPCR the mu	L regist Ilti-perio	ter bits od freq	defines uency o	the nu check fo	mber of the F	of refere REFn in	ence clo put mo	ock per nitoring	iods to , minu	be me s 1.	asured	

Table 51 - Multi-period Count Register - Upper 16 Bits (RnMPCRU) Bits, (n = 0 - 3)

		Vrite Ado E4A _H (se			05C _H , 0	060 _H , 00	64 _H								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UL[n] 15	UL[n] 14	UL[n] 13	UL[n] 12	UL[n] 11	UL[n] 10	UL[n] 9	UL[n] 8	UL[n] 7	UL[n] 6	UL[n] 5	UL[n] 4	UL[n] 3	UL[n] 2	UL[n] 1	UL[n] 0
	Name Description														
Bit	Na	ame	Description												
15 - 0	Name Description UL[n]15 - 0 (n = 0 - 3) Reference n Single Period Upper Limit Bits: The binary value of these bits defines the upper limit for the period of the REFn input, minus 1. The unit of the binary value is measured in 100 MHz clock periods. The default value represents limit for 8 kHz input frequency, which is +6.4 μs (+10UI _{D-D} of 1.544 MHz).														
Note 2:	When th program 'h2E4A 'h002B 'h0025 'h0011 ('h0007 'h0002	ne MRLE	bit of D ough the o of 1.54 p) - if re p) - if re p) - if re p) - if re	PLLCR e Refere 4 MHz i ference ference ference ference ference	register nce Fre .e. 6.4 µ frequen frequent frequent frequent	is low, th quency l is) - if re cy is 1.5 cy is 2.04 cy is 4.09 cy is 8.19 cy is 16.3	nese reg Register ference 44 MHz 48 MHz 96 MHz 92 MHz 384 MHz	isters are), the fol frequenc	e ignore lowing v	d. Deper values ar	nding on	referend		ency (de	tected or
Note 3:	The nar	ne 'uppe	er' is bas	sed on fr	equency	Ι.									

Table 52 - Upper Limit Register (RnULR) Bits, (n = 0 - 3)

		Vrite Add 5C _H (see			05D _H , 00	061 _H , 00	65 _H								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LL[n] 15	LL[n] 14	LL[n] 13	LL[n] 12	LL[n] 11	LL[n] 10	LL[n] 9	LL[n] 8	LL[n] 7	LL[n] 6	LL[n] 5	LL[n] 4	LL[n] 3	LL[n] 2	LL[n] 1	LL[n] 0
	Name Description														
Bit															
15 - 0 Note 1:	Name Description LL[n]15 - 0 (n = 0 to 3) Reference n Single Period Lower Limit Bits: The binary value of these bits defines the lower limit for the period of the REFn input, minus 1. The unit of the binary value is measured in 100 MHz clock periods. The default value represents limit for 8 kHz input frequency, which is -6.4 μs (-10Ul _{p-p} of 1.544 MHz).														
Note 2:	When th program 'h335C 'h0055 ('h003B 'h001E ('h000F ('h0008 (e MRLE	bit of D ough the o of 1.54 o) - if ref o) - if re o) - if re o) - if re	PLLCR e Refere 4 MHz i ference ference ference ference	register nce Fre .e. 6.4 μ frequenc frequenc frequenc frequenc frequenc	is low, th quency l s) - if re cy is 1.54 cy is 2.0 cy is 4.0 cy is 8.1 cy is 8.1 cy is 16.3	nese reg Register ference 44 MHz 48 MHz 96 MHz 96 MHz 92 MHz 384 MHz	isters ar), the fol frequenc	e ignore Iowing v	d. Deper values ar	nding on	referend		ency (de	tected or
		ne 'lowe	,		•										

Table 53 - Lower Limit Register (RnLLR) Bits, (n = 0 - 3)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	LCI	RCI	HOI	SLI
Bit Name Description															
15 - 4	4	Unused Reserved. In normal functional mode, these bits is zero.													
3		LCI		ock Ch as char	-	nterru	ot Bit:	If the d	evice s	ets this	s bit to	high, tl	he devi	ce lock	statu
2		RCI			ce Cha e has cl	-	-	t Bit:	f the c	device	sets th	is bit t	o high,	the se	electe
1		HOI			r Interi d from t	-				this bit	to high	n, the d	evice h	as ente	ered o
0		SLI			te Lim s chan		-			ce sets				device	phas

Table 54 - Interrupt Register (IR) Bits - Read Only

		000F _H						_	_	_			_		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	LIM	RIM	HIM	SIM
			1												
Bit		Name						D	escrip	tion					
15 - 4	4	Unused	Rese	erved.	In norr	nal fun	ctional	mode,	these I	bits MU	IST be	set to	zero.		
3		LIM	Lock inter		rupt N	lask E	Bit: Wh	en this	s bit is	high,	it mas	ks the	lock s	tatus (chang
2		RIM		rence ge inte		ge Inte	rrupt I	/lask B	it: Whe	en this	bit is h	nigh, it	masks	the ref	ferend
1		HIM	Hold inter		nterru	pt Mas	sk Bit:	When	this bit	is high	n, it ma	asks th	e holdo	over er	ntry/e
0		SIM	Slew inter		Limite	er Inter	rupt N	lask B	i t: Whe	en this	bit is h	nigh, it	masks	the sle	ew ra

Table 55 - Interrupt Mask Register (IMR) Bits

External Reset V		Vrite Addi 00 _H	ress: 000	68 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	ICB 3	ICB 2	ICB 1	ICB 0
Bit		Name							Descri	iption					
15 - 4	ι	Jnused	Re	eserve	d. In no	ormal fu	unction	al mod	e, thes	e bits N	NUST	be set t	o zero.		
3 - 0	ļ	CB3 - 0	co	rrespoi	nding l	bit in		errupt	Regist	er (IR)). The	Interru	upt Cle	ear Re	lear the gister is to 0.

Table 56 - Interrupt Clear Register (ICR) Bits

Externa	I Read	l Only Add	dress	: 0069 _H											
15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
R3 FML	R3 FMU	R3 FL	R: Fl		R2 FMU	R2 FL	R2 FU	R1 FML	R1 FMU	R1 FL	R1 FU	R0 FML	R0 FMU	R0 FL	R0 FU
Bit		Name							Descrij	otion					
15		R3FML	-	Referen input RI Hysteres	EF3 fai	Is the	multi-p	period							
14		R3FML	J	Referen input RI Hysteres	EF3 fai	ls the	multi-p	eriod u							
13		R3FL		Referen input RI Hysteres	EF3 fai	s the	single-	period							
12		R3FU		Referen input RI Hysteres	EF3 fail	s the	single-	period							
11		R2FML	-	Referen input RI Hysteres	EF2 fai	ls the	multi-p	period							-
10		R2FML	J	Referen input RI Hysteres	EF2 fai	ls the	multi-p	eriod i							
9		R2FL		Referen input RE Period L	F2 fails	the si	ngle-pe								•
8		R2FU		Referen input RE Period L	F2 fails	the si	ngle-pe								
7		R1FML	-	Referen input RI Hysteres	EF1 fai	Is the	multi-p	period							

 Table 57 - Reference Failure Status Register (RSR) Bits - Read Only

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R3 FML	R3 FMU	R3 FL	R3 FU	R2 FML	R2 FMU	R2 FL	R2 FU	R1 FML	R1 FMU	R1 FL	R1 FU	R0 FML	R0 FMU	R0 FL	R0 FU
Bit		Name							Descrij	otion					
6	input REF1 fails the multi-period upper limit check. (see Table 13, "Multi-period Hysteresis Limits" on page 48)														
5		R1FL	in	put RE	F1 fails	the si	ngle-pe								•
4	Period Limits" on page 46) 4 R1FU Reference 1 Single Period Upper Limit Fail Bit: If the device sets this bit to high, the input REF1 fails the single-period upper limit check. (see Table 11, "Values for Sing Period Limits" on page 46)														
3															
2		R0FML	in	eferenc put RE ysteres	F0 fail	s the	multi-p	eriod u							
1		R0FL	in	eferenc put REI eriod Li	F0 fails	the si	ngle-pe								•
0		R0FU	in	eference put RE		the si	ngle-pe								

	nal Rea t Value:	d/Write Ad 0000 _H	dress: (06A _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R3 MML	R3 MMU	R3 ML	R3 MU	R2 MML	R2 MMU	R2 ML	R2 MU	R1 MML	R1 MMU	R1 ML	R1 MU	R0 MML	R0 MMU	R0 ML	R0 MU
Bit	:	Name	1						Descri	ption					
15		R3MM		Referen nulti-per		•						this bit	t is high	n, it ma	sks the

Table 58 - Reference Mask Register (RMR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R3 MML	R3 MMU	R3 ML	R3 MU		R2 MMU	R2 ML	R2 MU	R1 MML	R1 MMU	R1 ML	R1 MU	R0 MML	R0 MMU	R0 ML	R0 MU
Bit		Name)						Descrij	ption					
14		R3MM	U	Referen multi-per								this bit	t is high	ı, it ma	sks th
13		R3ML	-	Referen single-pe								n this bi	it is higl	n, it ma	isks th
12		R3ML	J	Referen single-pe		• •						n this bi	t is hig	n, it ma	isks th
11															
10		R2MM	multi-period upper limit check (or forces pass) for REF2.												
9	R2ML Reference 2 Single-period Lower Limit Mask Bit: When this bit is high, it masks single-period lower limit check (or forces pass) for REF2.										isks th				
8		R2ML	J	Referen single-pe								n this bi	t is higl	n, it ma	isks th
7		R1MM	L	Referen multi-per		•						this bi	t is high	n, it ma	sks th
6		R1MM	U	Referen multi-per								this bit	t is high	n, it ma	sks th
5		R1ML	-	Referen single-pe		• •						n this bi	it is higi	n, it ma	isks th
4		R1ML	J	Referen single-pe								n this bi	t is hig	n, it ma	isks th
3		R0MM	L	Referen multi-per								this bi	t is high	n, it ma	sks th
2		R0MM	U	Referen multi-per		•	-	-				this bit	t is high	ı, it ma	sks th
1		R0ML	-	Referen single-pe								n this bi	it is higi	n, it ma	isks th
														n, it ma	

Table 58 - Reference Mask Register (RMR) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3FS 2	R3FS 1	R3FS 0	R2FS 2	R2FS	R2FS 0	R1FS 2	R1FS 1	R1FS 0	R0FS 2	R0FS 1	R0FS 0
Bit	N	ame						D	escrip	tion					
5 - 12	Ur	used	Rese	erved.	In norm	al func	tional	mode, t	hese b	its are	zero.				
11 - 9	R3F	S2 - 0	Refe	rence	3 Frequ	iency S	Statu	s Bits: T	hese b	oits rep	ort dete	ected fro	equenc	y of RE	F3.
					R3FS2	R3F	S1	R3FS0	RE	F3 Fre	quency	Measu	uremen	t	
					0	0		0			8 k⊢	lz			
					0	0		1			1.544 I	MHz			
					0	1		0			2.048 I	MHz			
					0	1		1			4.096 l	MHz			
					1	0		0			8.192 I	MHz			
					1	0		1			16.384				
					1	1		0			19.44 l				
					1	1		1			Reser	ved			
8 - 6	R2F	S2 - 0	Refe	rence	2 Frequ	iency :	Statu	s Bits: T	hese b	oits rep	ort dete	ected fro	equenc	y of RE	F2.
					R2FS2	R2F	S1	R2FS0	REI	F 2 Fre	quency	Measu	uremen	it	
					0	0		0			8 k⊢	lz			
					0	0		1			1.544 I	MHz			
					0	1		0			2.048 I				
					0	1		1			4.096 I				
					1	0		0			8.192 I				
					1	0		1			16.384				
					1	1		0			19.44 I Reser				

Table 59 - Reference Frequency Status Register (RFSR) Bits - Read only

ZL50021

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3FS 2	R3FS 1	R3FS 0	R2FS 2	R2FS 1	R2FS 0	R1FS 2	R1FS 1	R1FS 0	R0FS 2	R0FS 1	R0FS 0
Bit	N	ame						D	escrip	tion					
5 - 3	R1F	S2 - 0	Refe	rence	1 Frequ	iency S	Statu	s Bits: T	hese b	oits repo	ort dete	cted fre	equenc	y of RE	F1.
					R1FS2	R1FS	61	R1FS0	RE	F1 Free	quency	Measu	iremen	t	
					0	0		0			8 k⊢	z			
					0	0		1			1.544 I	MHz			
					0	1		0			2.048	MHz			
					0	1		1			4.096 I	MHz			
					1	0		0			8.192 I	MHz			
					1	0		1			16.384				
					1	1		0			19.44 I				
					1	1		1			Reser	ved			
2 - 0	R0F	S2 - 0	Refe	rence	0 Frequ	iency S	Statu	s Bits: T	hese b	oits repo	ort dete	ected fre	equenc	y of RE	F0.
					R0FS2	R0FS	51	R0FS0	RE	F0 Free	quency	Measu	iremen	t	
					0	0		0			8 k⊢	lz			
					0	0		1	1		1.544 I	MHz			
					0	1		0			2.048	MHz			
					0	1		1	1		4.096 I	MHz			
					1	0		0			8.192 I				
					1	0		1			16.384				
					1	1		0			19.44 I				
					1	1		1	1		Reser	ved			

Table 59 - Reference Frequency Status Register (RFSR) Bits - Read only (continued)

		ad/Write Ad : 0002 _H	ddress:	006C _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	OJP2	OJP1	OJP0
Bit		Nam	е						Descri	ption					
15 -	3	Unus	ed	Reserv	ed. In r	ormal f	unction	al mod	e, thes	e bits N	IUST b	e set t	o zero.		
2 - (C	OJP2	- 0	Output perform value (u value of	ance w insigne	vith resp d) mea	pect to ans mo	the no e filter	ise rece ing, wh	eived tl iile zer	hrough o mear	the ouns filter	ıtput pir	ns. The	higher

Table 60 - Output Jitter Control Register (OJCR) Bits

15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
0 0	0 0	0	0	0	STIN[n] BD2	STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	STIN[n] DR3	STIN[n] DR2	STIN[n] DR1	STIN[n] DR0
Bit		Name)					D	escripti	on			
15 - 9	ι	Jnuse	d		Reserved	d. In norr	nal funct	ional mo	de, thes	e bits MI	UST be s	set to zer	0.
8 - 6					nput Str		-			_			
					will be de	-						at the in o means	•
5 - 4	STIN	n]SM	P1 - ('		layed re	lative to	FPi. The	maximu	m value			•
5 - 4	STIN	n]SM	P1 - ('	will be de	layed rel ta Samp	lative to ling Poi	FPi. The nt Selec Samp 2.048 Mbp	maximu tion Bits ling Point	m value	is 7. Zer		no dela
5 - 4	STIN	n]SM	P1 - ('	will be de I nput Da t	layed rel ta Samp	lative to ling Poi	FPi. The nt Selec Samp 2.048 Mbp 8.192 Mb	maximu tion Bits ling Point s, 4.096 M	m value	is 7. Zer	o means	no dela p Point s streams
5 - 4	STIN	n]SM	P1 - ('	will be de I nput Da t STIN[n]SI	layed rel ta Samp	lative to ling Poi	FPi. The nt Selec Samp 2.048 Mbp 8.192 Mb 3/4	maximu tion Bits ling Point s, 4.096 M ops stream	m value	is 7. Zer	o means Sampling 6.384 Mbp	no dela p Point s streams
5 - 4	STIN	n]SM	P1 - ('	will be de Input Dat STIN[n]SI 00	layed rel ta Samp	lative to ling Poi	FPi. The nt Selec Samp 2.048 Mbp 8.192 Mb 3/4 1/4	maximu tion Bits ling Point s, 4.096 M ops streams point	m value	is 7. Zer	o means Sampling 6.384 Mbp	no dela g Point s streams pint

Table 61 - Stream Input Control Register 0 - 31 (SICR0 - 31) Blts

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIN[n] BD2	STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	STIN[n] DR3	STIN[n] DR2	STIN[n] DR1	STIN[n] DR0
D :	4														
Bi	τ		N	lame						D	escripti	on			
3 -	0	S	TIN[n]DR	83 - 0		nput Da	ta Rate S	Selectio	n Bits:					
									STIN	I[n]DR3-	0	Data Ra	te		
										0000	Str	eam Uni	used		
										0001	2	.048 Mb	ps		
										0010	4	.096 Mb	ps		
										0011	8	.192 Mb	ps		
										0100	1	6.384 MI	ops		
									010)1 - 1111		Reserve	d		

 Table 61 - Stream Input Control Register 0 - 31 (SICR0 - 31) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	STIN[n] Q3C2	STIN[n] Q3C1	STIN[n] Q3C0	STIN[n] Q2C2	STIN[n] Q2C1	STIN[n] Q2C0	STIN[n] Q1C2	STIN[n] Q1C1	STIN[n] Q1C0	STIN[n] Q0C2	STIN[n] Q0C1	STIN[n] Q0C0
Bi	it		I	Name						Desci	ription				
5 -	12		U	Inused	F	Reserve	d. In no	rmal fur	nctional	mode, i	these bi	ts MUS	T be set	t to zero).
11 -	- 9		5 I IN[n]Q3C2	c C	Quadran quadrant Ch192 to nodes re	frame 3 255 for	3, which r the 2.0	is defin	ed as C	h24 to	31, Ch4	8 to 63,	Ch96 to	o 127 a
							STIN[n 2-0				Ope	ration			
							0x:	x			normal	•			
							10	C				-	laced by		
							10						laced by		
							11(-					laced by		
							11	1	M	SB of ea	ch chanr	nel is rep	laced by	"1"	
8 -	6	S	STIN[n]Q2C2		Quadran quadrant Ch128 to nodes re	frame 2 191 for	2, which r the 2.0	is defir	ned as (Ch16 to	23, Ch	32 to 47	, Ch64	to 95 a
								I[n]Q2C 2-0			Ope	ration			
								0xx			normal	operatio	า		
								100	LS	SB of ea	ch chanr	el is rep	laced by	"0"	
								101	LS	SB of ea	ch chanr	iel is rep	laced by	"1"	
								110	M	SR of ea	ch chanr	nal is rar	laced by	" ∩ "	
								110			ch chan	ier is rep	naceu by	0	

Table 62 - Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	STIN[n] Q3C2	STIN[n] Q3C1	STIN[n] Q3C0	STIN[n] Q2C2	STIN[n] Q2C1	STIN[n] Q2C0	STIN[n] Q1C2	STIN[n] Q1C1	STIN[n] Q1C0	STIN[n] Q0C2	STIN[n] Q0C1	STIN[n] Q0C0
Bi	t		1	Name						Desc	ription				
5 -	3	S	TIN[n]Q1C2	q C	uadrant	frame 127 for	1, whicl the 2.0	n is defi	ned as	se three Ch8 to 6 Mbps	15, Ch′	16 to 31	, Ch32	to 63 a
							ST	IN[n]Q10 2-0	C		Ope	eration			
								0xx			normal	operatio	n		
								100	L	SB of ea	ach chan	nel is rep	placed by	/ "0"	
								101	L	SB of ea	ach chan	nel is rep	placed by	/ "1"	
								110	M	ISB of ea	ach chan	nel is re	placed by	y "0"	
								111	Μ	ISB of ea	ach chan	nel is re	placed by	y "1"	
2 -	0	S	TIN[n]Q0C2	q to	uadrant	frame (the 2.0	0, which	n is defi	ned as	se three Ch0 to 7 , 8.192	7, Ch0 t	o 15, Cl	h0 to 31	and C
							STI	N[n]Q0C	2-0		Op	eration			
								0xx			normal	operatio	on		
								100	L	SB of ea	ach chan	nel is re	placed by	y "0"	
								101	L	SB of ea	ach chan	nel is re	placed by	y "1"	
								110	N	ISB of e	ach char	nel is re	placed b	y "0"	
								111	· .	ISB of e					

Table 62 - Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits (continued)

15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 0	0	0	STOHZ [n]A2	STOF [n]A		STO[n] FA1	STO[n] FA0	STO[n] AD2	STO[n] AD1	STO[n] AD0	STO[n] DR3	STO[n] DR2	STO[n] DR1	STO[n] DR0
Bit		Na	ime						Descri	ption				
5 - 12			used	R	eserved	In nor	mal fund	tional r		-	ts MUS	T be se	et to ze	ro
11 - 9	ST		[n]A2 - (TOHZ A									
			only for 00-15)		STOHZ	[n]A2-0	(2.048		al Advano 096 Mbps		Mbps)		onal Adva 6.384 M	ancement bps)
			,		00				0 bit				0 bit	
					00				1/4 bit				2/4 bit	
					01	-			2/4 bit 3/4 bit				4/4 bit Reserve	
					10				4/4 bit			-	11000170	20
					101-	111		F	Reserved					
8 - 7	- 7 STO[n]FA1 - 0				utput St	ream[r	n] Fracti	onal A	dvance	ment E	Bits:	•		
					STO[n]FA	1-0 (2	2.048 Mbp		vancemer Mbps, 8.1		streams	5) (16	Advano 3.384 Mbj	cement ps stream
					00				0				C)
					01				1/4 bit				2/	4
					10				2/4 bit				Rese	erved
					11				3/4 bit					
6 - 4			JAD2 - 0	T is a	he binary to be ac dvancem	value dvance ent.	of these d relativ	bits refe e to FF	ers to th o. The	ne num	ber of b	its that		
3 - 0	S	ΓO[n]	DR3 - 0		utput Da	ita Rat	e Selec	tion Bit	s:					
						5	STIN[n]D	R3 - 0		Da	ata Rate	1		
							0000)			ed: STio Z driven			
	1						000			2.0	48 Mbp	S		
	1						0010)		4.0	96 Mbp	s		
	1						001			8.1	92 Mbp	s		
							0100)		16.3	384 Mbp)S		

Table 63 - Stream Output Control Register 0 - 31 (SOCR0 - 31) Bits

Reset V			uures	s: 0300 _H	- 03 IF	Н									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	ST[n] BRS7	ST[n] BRS6	ST[n] BRS5	ST[n] BRS4	ST[n] BRS3	ST[n] BRS2	ST[n] BRS1	ST[n] BRS0
Bit Name Description															
15 - 8	U	nused		Reser	ved. I	n norr	nal fu	nctional	mode,	these b	oits MUS	ST be se	et to zei	°O.	
7 - 0 ST[n] Stream[n] BER Receive Start Bits: The binary value of these bits refers to the input channel in which the BER data starts to be compared.															



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	ST[n] BL8	ST[n] BL7	ST[n] BL6	ST[n] BL5	ST[n] BL4	ST[n] BL3	ST[n] BL2	ST[n] BL1	ST[n] BL0	
Bit		Name Description														
				_	•											
15 - 9		Jnuse	a	Rese	rvea.	In nor	mai tun	ctional	mode, t	nese bi	ts MUS	I be se	t to zero	0.		
8 - 0		ST[n] BL8 - (Reserved. In normal functional mode, these bits MUST be set to zero. Stream[n] BER Length Bits: The binary value of these bits refers to the number of consecutive channels expected to receive the BER pattern. The maximum number of BER channels is 32, 64, 128 and 256 for the data rates of 2.048 Mbps, 4.096 Mbps, 8.192 Mbps and 16.384 Mbps respectively. The minimum number of BER channels is 1. If these bits are set to zero, no BER test will be performed. 												

Table 65 - BER Receiver Length Register [n] (BRLR[n]) Bits

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ST[n] CBER	ST[n] SBER	
Bit		Nam	9		Description												
15 - 2		Unuse	ed	Rese	Reserved. In normal functional mode, these bits MUST be set to zero.												
1		ST[n CBEF	-												h, it res o zero.	ets the	interna
0		ST[n SBEF	-	recei Rece	bit error counter and the stream BER Receiver Error Register to zero. Stream[n] Bit Error Rate Test Start: When this bit is high, it enables the BER receiver; starts the bit error rate test. The bit error test result is kept in the BER Receiver Error (BRER[n]) register. Upon the completion of the BER test, set this bit to zero. Note that the RBEREB bit must be set in the IMS Register first.												

Table 66 - BER Receiver Control Register [n] (BRCR[n]) Bits

	nal Read Value: 0	Address	: 0360 _H	- 037F _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST[n] BC15	ST[n] BC14	ST[n] BC13	ST[n] BC12												
Bit Name Description															
15 - 0															

Table 67 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only

24.0 Memory

24.1 Memory Address Mappings

When A13 is high, the data or connection memory can be accessed by the microprocessor port. Bit 1 - 0 in the Control Register determine the access to the data or connection memory (CM_L or CM_H).

MSB (Note 1)		Stream Address (St0 - 31) A12 A11 A10 A9 A8 Stream										annel A (Ch0 -	ddres 255)	5	
A13	A12	A11	A10	A9	A8	Stream [n]	A7	A6	A5	A4	A3	A2	A1	A0	Channel [n]
1	0	0	0	0	0	Stream 0	0	0	0	0	0	0	0	0	Ch 0
1	0	0	0	0	1	Stream 1	0	0	0	0	0	0	0	1	Ch 1
1	0	0	0	1	0	Stream 2	-	-		-		-	-	-	
1	0	0	0	1	1	Stream 3		-	-	•	•	•	•		•
1	0	0	1	0	0	Stream 4	0	0	0	1	1	1	1	0	Ch 30
1	0	0	1	0	1	Stream 5	0	0	0	1	1	1	1	1	Ch 31 (Note 2)
1	0	0	1	1	0	Stream 6	0	0	1	0	0	0	0	0	Ch 32
1	0	0	1	1	1	Stream 7	0	0	1	0	0	0	0	1	Ch 33
1	0	1	0	0	0	Stream 8	•	•	•		•	•		-	
	•	•	•	•	•				:		:				
	•	•	•	•	•		0	0	1	1	1	1	1	0	Ch 62
• 0 0 1 1 1 1 1 1 Ch 63 (Note 3)										Ch 63 (Note 3)				
•											•	•			
							•	•	•	•	•	•	•	•	•
1 1	0	1	1 1	1	0	Stream 14 Stream 15	•	•	•	-	•	•	•	-	
1	0	1	1	1	1	Stream 15	0	1	1	1	. 1	1	1	0	Ch126
	•	•	•	•	•		0	1	1	1	1	1	1	1	Ch 127 (Note 4)
•	•	•	•	•	•		0			•	1				CIT 127 (NOLE 4)
·	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
1	1	1	1	1	0	Stream 30	1	1		1	1	. 1	. 1	0	Ch 254
1	1	1	1	1	1	Stream 31	1	1	1	1	1	1	1	1	Ch 255 (Note 5)
	l														· · · ·
Note 1:	A13 r registe		e high f	or acce	ess to o	data and conr	nection	n men	nory p	ositioi	ns. A1	3 mus	st be l	ow to	access internal
Note 2:	Chanr	nels 0 t	o 31 ar	e usec	l when	serial stream	is at :	2.048	Mbps						
Note 3:	Chanr	nels 0 t	o 63 ar	e usec	l when	serial stream	is at -	4.096	Mbps	-					
Note 4:	Chanr	nels 0 t	o 127 a	are use	d whe	n serial strear	n is a	t 8.19	2 Mbp	s.					
Note 5:	Chanr	nels 0 t	o 255 a	are use	d whe	n serial strear	n is at	t 16.3	84 Mb	ps.					

Table 68 - Address Map for Memory Locations (A13 = 1)

٦

24.2 Connection Memory Low (CM_L) Bit Assignment

Г

When the CMM bit (bit 0) in the connection memory low is zero, the per-channel transmission is set to the normal channel-switching. The connection memory low bit assignment for the channel transmission mode is shown in Table 69 on page 102.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UA EN	V/C	SSA 4	SSA 3	SSA 2	SSA 1	SSA 0	SCA 7	SCA 6	SCA 5	SCA 4	SCA 3	SCA 2	SCA 1	SCA 0	CMM =0
Bit	N	lame						[Descri	ption					
15	U	JAEN	When this bit is low, normal switch without μ -law/A-law conversion. Connection memory high will be ignored. When this bit is high, switch with μ -law/A-law conversion, and connection memory high controls the conversion method.												
14		V/C	Wh sta Wh var												
13 - 9	SS	SA4 - 0		urce S e bina				5 bits r	eprese	ents th	e inpu	it strea	am nur	nber.	
8 - 1	SC	CA7 - 0		Source Channel Address. The binary value of these 8 bits represents the input channel number.											
0	CN	/IM = 0	lf ti	Connection Memory Mode = 0. If this is low, the connection memory is in the normal switching mode. Bit13 - 1 are the source stream number and channel number.											
Note: Fo	or prop	er µ-la∖	v/A-law	conve	rsion, t	he CM_	H bits	should	be set	before	Bit 15 (UAEN	bit) is s	et to hi	gh.

Table 69 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0

When CMM is one, the device is programmed to perform one of the special per-channel transmission modes. Bits PCC0 and PCC1 from connection memory are used to select the per-channel tristate, message or BER test mode as shown in Table 70 on page 103.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
UA EN	0	0	0	0	MSG 7	MSG 6	MSG 5	MSG 4	MSG 3	MSG 2	MSG 1	MSG 0	PCC 1	PCC 0	CMM =1		
Bit		Nam	е						De	scripti	on						
15		UAE	N	Wh tior Wh	ien this n mem ien this	s bit is ory hig s bit is	low, m h will l high, r	be igno	e mode red. je mod	e has n le has	ο μ-lav μ-law//	v/A-lav A-law o	v conve	ersion.	n ly) Connec nd con-		
14 - 11	ι	Jnus	ed	Re	Reserved. In normal functional mode, these bits MUST be set to zero.												
10 - 3	Μ	ISG7	- 0		Message Data Bits: 8-bit data for the message mode. Not used in the per-channel tristate and BER test modes.												
2 - 1	Р	CC1	- 0		r -Char ue on t				hese	two bit	s contr	ol the	corresp	ondin	g entry's		
						P	CC1	PCC0		Chann	el Outp	ut Mode	e				
							0	0		Per Cl	nannel	Tristate					
							0	1		Mes	ssage N	/lode					
				1 0 BER Test Mode													
							1	1		F	Reserve	bd					
0	С	MM	M = 1 Connection Memory Mode = 1. If this is high, the connection memory is in the per-channel control mode which is per-channel tristate, per-channel message mode or per-channel BER mode.														
Note: For	nron																

Table 70 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1

24.3 Connection Memory High (CM_H) Bit Assignment

Connection memory high provides the detailed information required for μ -law and A-law conversion. ICL and OCL bits describe the Input Coding Law and the Output Coding Law, respectively. They are used to select the expected PCM coding laws for the connection, on the TDM inputs, and on the TDM outputs. The \overline{V}/D bit is used to select the class of coding law. If the \overline{V}/D bit is cleared (to select a voice connection), the ICL and OCL bits select between A-law and μ -law specifications related to G.711 voice coding. If the \overline{V}/D bit is select between various bit inverting protocols. These coding laws are illustrated in the following table. If the ICL is different than the OCL, all data bytes passing through the switch on that particular connection are translated between the indicated laws. If the ICL and the OCL are the same, no coding law translation is performed. The ICL, the OCL bits and \overline{V}/D bit only have an effect on PCM code translations for constant delay connections, variable delay connections and per-channel message mode.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	V/D	ICL 1	ICL 0	OCL 1	OCL 0
Bit	N	lame							Descri	iption					
15 - 5	Ur	nused	Re	serve	d. In n	orma	l functi	onal n	node,	these	bits M	UST b	e set	to zero	Э.
4	;	V/D	W	ice/Da nen this nen this	s bit is	s low,	the co	•	•						
3 - 2	IC	L1 - 0	Inp	nput Coding Law.											
					Input Coding Law										
					ICL1-0 For Voice (V/D bit = 0) For Data (V/D bit = 1)										
					(00	CC	ITT.ITU	A-law		No	o code		1	
					()1	CC	ITT.ITU	μ-law			ABI		1	
						10	A	-law w/o	ABI		Inve	rted ABI]	
					-	11	μ-lav	/ w/o Ma Inversio			All Bit	s Inverte	d		
1 - 0	00	CL1 - 0	Ou	itput C	odin	g Law	1.								
									Outpu	it Coding	J Law				
					OC	L1-0 -	For V	oice (V/C	bit = 0)		For Data	$(\overline{V}/D$ bit	= 1)		
					(00	CC	ITT.ITU	A-law		No	o code		1	
					(01	CC	ITT.ITU	μ-law			ABI		1	
					-	10	A-law w/o ABI Inverted ABI					1			
						11	μ-lav	/ w/o Ma Inversio			All Bit	s Inverte	d	1	
Note 1: Note 2:		roper μ- to G.71									ore Bit	15 of C	M_L is	set to h	nigh.

Table 71 - Connection Memory High (CM_H) Bit Assignment

25.0 Applications

This section contains application-specific details for clock and crystal operation and power supply decoupling.

25.1 OSCi Master Clock Requirement

The device requires a 20 MHz master clock source at the OSCi pin when operating in Master mode or in Divided Slave with OSC mode. The clock source may be either an external clock oscillator connected to the OSCi pin, or an external crystal connected between the OSCi and OSCo pins. If an external clock source is present, OSC_EN must be tied high.

Note that using a crystal is only suitable for wider tolerance applications (i.e. ± 100 ppm). Stratum 4E applications (i.e. ± 32 ppm) should use a clock oscillator while Stratum 3 applications (i.e. ± 4.6 ppm) should use a temperature-compensated clock module. See Application Note ZLAN-68 for a list of Oscillators and Crystals that can be used with Zarlink PLL's and Digital Switches with embedded PLL's.

25.1.1 External Crystal Oscillator

When an external crystal oscillator is used, a complete oscillator circuit made up of a crystal, resistor and capacitors is shown in Figure 23 on page 105. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.




Figure 23 - Crystal Oscillator Circuit

The accuracy of a crystal oscillator circuit depends on the crystal tolerance as well as the load capacitance tolerance. Typically, for a 20 MHz crystal specified with a 32 pF load capacitance, each 1 pF change in load capacitance contributes approximately 9 ppm to the frequency deviation. Consequently, capacitor tolerances and stray capacitances have a major effect on the accuracy of the oscillator frequency. The trimmer capacitor shown in Figure 23 on page 105 may be used to compensate for capacitive effects.

The crystal should be a fundamental mode type - not an overtone. The fundamental mode crystal permits a simpler oscillator circuit with no additional filter components and is less likely to generate spurious responses. The crystal accuracy only affects the output clock accuracy in the freerun or the holdover mode. The crystal specification is as follows:

Frequency	20 MHz
Tolerance	As required
Oscillation Mode	Fundamental
Resonance Mode	Parallel
Load Capacitance	20 pF - 32 pF
Maximum Series Resistance	35 Ω
Approximate Drive Level	1 mW

25.1.2 External Clock Oscillator

When an external clock oscillator is used, numerous parameters must be considered. They include absolute frequency, frequency change over temperature, output rise and fall times, output levels and duty cycle.

The output clock should be connected directly (not AC coupled) to the OSCi input of the device, and the OSCo output should be left open as shown in Figure 24 on page 106. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.




Figure 24 - Clock Oscillator Circuit

For applications requiring ± 32 ppm clock accuracy, the following requirements should be met:

Frequency	20.000 MHz
Tolerance	±32 ppm
Rise and Fall Time	10 ns
Duty Cycle	40% to 60%

For applications requiring Stratum 3 compliance (\pm 4.6 ppm clock accuracy), the following temperature compensated clock oscillator module may be used.

Frequency	20.000 MHz
Tolerance	±4.6 ppm
Rise and Fall Time	10 ns
Duty Cycle	40% to 60%

26.0 DC Parameters

Absolute Maximum Ratings*

	Parameter	Symbol	Min.	Max.	Units
1	I/O Supply Voltage	V _{DD_IO}	-0.5	5.0	V
2	Core Supply Voltage	V _{DD_CORE}	-0.5	2.5	V
3	Input Voltage	V _{I_3V}	-0.5	V _{DD} + 0.5	V
4	Input Voltage (5V-tolerant inputs)	V _{I_5V}	-0.5	7.0	V
5	Continuous Current at Digital Outputs	Ι _ο		15	mA
6	Package Power Dissipation	PD		1.5	W
7	Storage Temperature	Τ _S	- 55	+125	°C

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units
1	Operating Temperature	T _{OP}	-40	25	+85	°C
2	Positive Supply	V _{DD_IO}	3.0	3.3	3.6	V
3	Positive Supply	$V_{DD_{CORE}}$	1.71	1.8	1.89	V
4	Input Voltage	VI	0	3.3	V _{DD_IO}	V
5	Input Voltage on 5V-Tolerant Inputs	V _{I_5V}	0	5.0	5.5	V

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

DC Electrical Characteristics[†] - Voltages are with respect to ground (V_{ss}) unless otherwise stated.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Supply Current - V _{DD_CORE}	I _{DD_CORE}			175	mA	
2	Supply Current - V _{DD_IO}	I _{DD_IO}			75	mA	C _L = 30 pF
3	Input High Voltage	V _{IH}	2.0			V	
4	Input Low Voltage	V _{IL}			0.8	V	
5	Input Leakage (input pins) Input Leakage (bi-directional pins)	I _{IL} I _{BL}			5 5	μA μA	0≤ <v<sub>IN≦V_{DD_IO} See Note 1</v<sub>
6	Weak Pullup Current	I _{PU}		-33		μA	Input at 0V
7	Weak Pulldown Current	I _{PD}		33		μA	Input at V _{DD_IO}
8	Input Pin Capacitance	CI		3		pF	
9	Output High Voltage	V _{OH}	2.4			V	I _{OH} = 8 mA
10	Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 8 mA
11	Output High Impedance Leakage	I _{OZ}			5	μA	0 < V < V _{DD}
12	Output Pin Capacitance	C _O		5	10	pF	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

* Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (VIN).

27.0 AC Parameters

AC Electrical Characteristics[†] - Timing Parameter Measurement Voltage Levels

	Characteristics	Sym.	Level	Units	Conditions
1	CMOS Threshold	V _{CT}	0.5V _{DD_IO}	V	
2	Rise/Fall Threshold Voltage High	V_{HM}	0.7V _{DD_IO}	V	
3	Rise/Fall Threshold Voltage Low	V_{LM}	0.3V _{DD_IO}	V	

† Characteristics are over recommended operating conditions unless otherwise stated.





Figure 25 - Timing Parameter Measurement Voltage Levels

sserted time sserted time p to DS falling up to DS falling setup to DS falling after DS rising d after DS rising hold after DS rising up to DTA Low	tcsd tdsd tcss tcss trws tas tas tcsh tcsh trwh tah	15 15 0 10 5 0 0			ns ns ns ns ns ns	
p to DS falling up to DS falling setup to DS falling after DS rising d after DS rising hold after DS rising	t _{css} t _{RWS} t _{AS} t _{csh} t _{RWH}	0 10 5 0			ns ns ns	
up to DS falling setup to DS falling after DS rising d after DS rising hold after DS rising	t _{RWS} t _{AS} t _{CSH} t _{RWH}	10 5 0			ns ns	
setup to DS falling after DS rising d after DS rising hold after DS rising	t _{AS} t _{CSH} t _{RWH}	5 0			ns	
after DS rising d after DS rising hold after DS rising	t _{CSH}	0			-	
d after $\overline{\text{DS}}$ rising hold after $\overline{\text{DS}}$ rising	t _{RWH}	-			ns	
hold after DS rising		0			-	
	tau				ns	
	•AH	0			ns	
up to DTA LOW	t _{DS}	8			ns	C _L = 50 pF
old after DS rising	t _{DH}	7			ns	C _L = 50 pF, R _L = 1 K (Note 1)
edgement delay time. 5 low to DTA low: ers ry	t _{AKD}			75 185	ns ns	C _L = 50 pF C _L = 50 pF
edgement hold time. S high to DTA high	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)
e high to HiZ	t _{AKZ}			8	ns	
	ers ry edgement hold time. S high to DTA high re high to HiZ impedance is measured by pu arge C _L . ay of 500 µs to <u>2 ms (</u> see Sec	S low to DTA low: ers ry edgement hold time. S high to DTA high re high to HiZ takz impedance is measured by pulling to the app arge CL.	S low to DTA low: ers ry edgement hold time. S high to DTA high re high to HiZ take impedance is measured by pulling to the appropriate rating CL. ay of 500 µs to 2 ms (see Section 17.2 on page 49) mu	S low to DTA low: Image: S low to DTA low: ers ry edgement hold time. t _{AKH} S high to DTA high t _{AKH} re high to HiZ t _{AKZ} impedance is measured by pulling to the appropriate rail with R _L , warge C _L . ay of 500 µs to 2 ms (see Section 17.2 on page 49) must be applied	S low to DTA low: 75 ers 75 ry 185 edgement hold time. t _{AKH} S high to DTA high 12 re high to HiZ t _{AKZ} impedance is measured by pulling to the appropriate rail with R _L , with timing crarge C _L . ay of 500 μs to 2 ms (see Section 17.2 on page 49) must be applied before the	S low to DTA low: rs ers 75 ry 185 edgement hold time. t _{AKH} S high to DTA high 12 re high to HiZ t _{AKZ} impedance is measured by pulling to the appropriate rail with R _L , with timing corrected to arge C _L . ay of 500 µs to 2 ms (see Section 17.2 on page 49) must be applied before the first microscole


AC Electrical Characteristics[†] - Motorola Non-Multiplexed Bus Mode - Read Access






ne Iing alling DS falling alling sing	t _{CSD} t _{DSD} t _{CSS} t _{RWS} t _{AS}	15 15 0 10 5			ns ns ns	
ling alling DS falling alling	t _{CSS} t _{RWS} t _{AS}	0 10			-	
alling DS falling alling	t _{RWS}	10			ns	
DS falling alling	t _{AS}	-				
alling		5			ns	
-	+	5			ns	
sing	t _{DS}	0			ns	C _L = 50 pF
	t _{CSH}	0			ns	
rising	t _{RWH}	0			ns	
DS rising	t _{AH}	0			ns	
rising	t _{DH}	5			ns	C _L = 50 pF, R _L = 1 K (Note 1)
delay time. A low:	t _{AKD}			55 150	ns ns	C _L = 50 pF C _L = 50 pF
hold time. TA high	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)
HiZ	t _{AKZ}			8	ns	
T Hi	A high Z is measured by pu s (see Section 17.2	A high Take IZ t _{AKZ} is measured by pulling to the app is (see Section 17.2 on page 49) m	A high Image: Arrow of the appropriate range of the appropremate range of the appropriate range of the appropriate r	A high A high IZ t _{AKZ} is measured by pulling to the appropriate rail with R _L , w	A high A high IZ t _{AKZ} Is measured by pulling to the appropriate rail with R _L , with timing costs (see Section 17.2 on page 49) must be applied before the first mices	nold time. t _{AKH} 4 12 ns A high t _{AKZ} 8 ns iz t _{AKZ} 8 ns is measured by pulling to the appropriate rail with R _L , with timing corrected to a (see Section 17.2 on page 49) must be applied before the first microprocess


AC Electrical Characteristics[†] - Motorola Non-Multiplexed Bus Mode - Write Access






	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions ²
27	CS de-asserted time	t _{CSD}	15			ns	
28	RD setup to CS falling	t _{RS}	10			ns	
29	WR setup to CS falling	t _{WS}	10			ns	
30	Address setup to CS falling	t _{AS}	5			ns	
31	RD hold after CS rising	t _{RH}	0			ns	
32	WR hold after CS rising	t _{WH}	0			ns	
33	Address hold after CS rising	t _{AH}	0			ns	
34	Data setup to RDY high	t _{DS}	8			ns	C _L = 50 pF
35	Data hold after CS rising	t _{DH}	7			ns	C _L = 50 pF, R _L = 1 K (Note 1)
36	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t _{AKD}			175 185	ns ns	C _L = 50 pF C _L = 50 pF
37	Acknowledgement hold time. From CS high to RDY low	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)
38	RDY drive low to HiZ	t _{AKZ}			8	ns	
Note	 High impedance is measured by pullin discharge C_L. 		opriate ra	il with R _L , w	vith timing c	orrected to	cancel time taken to
Note	2: A delay of 500 μs to 2ms (see Section performed after the RESET pin is set I		je 49) mus	t be applied	d before the	first micro	pprocessor access is


AC Electrical Characteristics[†] - Intel Non-Multiplexed Bus Mode - Read Access






	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions ²
39	CS de-asserted time	t _{CSD}	15			ns	
40	WR setup to CS falling	t _{WS}	10			ns	
41	RD setup to CS falling	t _{RS}	10			ns	
42	Address setup to \overline{CS} falling	t _{AS}	5			ns	
43	Data setup to CS falling	t _{DS}	0			ns	C _L = 50 pF
44	WR hold after CS rising	t _{WH}	0			ns	
45	RD hold after CS rising	t _{RH}	0			ns	
46	Address hold after CS rising	t _{AH}	10			ns	
47	Data hold after \overline{CS} rising	t _{DH}	5			ns	C _L = 50 pF, R _L = 1 K (Note 1)
48	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t _{AKD}			55 150	ns ns	C _L = 50 pF C _L = 50 pF
49	Acknowledgement hold time. From \overline{CS} high to RDY low	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)
50	RDY drive low to HiZ	t _{AKZ}			8	ns	
Note	 High impedance is measured by pulling discharge C_L. 	to the appr	opriate ra	il with R _L , w	vith timing c	orrected to	cancel time taken to
Vote	2: A delay of 500 μ s to 2ms (Section 17.2 after the RESET pin is set high.	on page 49) must be	applied be	fore the first	microproc	cessor access is performed

AC Electrical Characteristics[†] - Intel Non-Multiplexed Bus Mode - Write Access





	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	TCK Clock Period	t _{TCKP}	100			ns	
2	TCK Clock Pulse Width High	t _{тскн}	20			ns	
3	TCK Clock Pulse Width Low	t _{TCKL}	20			ns	
4	TMS Set-up Time	t _{TMSS}	10			ns	
5	TMS Hold Time	t _{TMSH}	10			ns	
6	TDi Input Set-up Time	t _{TDIS}	20			ns	
7	TDi Input Hold Time	t _{TDIH}	60			ns	
8	TDo Output Delay	t _{TDOD}			30	ns	C _L = 30 pF
9	TRST pulse width	t _{TRSTW}	200			ns	

AC Electrical Characteristics[†] - JTAG Test Port Timing

† Characteristics are over recommended operating conditions unless otherwise stated.




Figure 30 - JTAG Test Port Timing Diagram

AC Electrical Characteristics[†] - OSCi 20 MHz Input Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes [‡]
1	Input frequency accuracy		-4.6		4.6	ppm	1
2	Duty cycle		40		60	%	
3	Input rise or fall time	t _{IR,} t _{IF}			3	ns	17

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ See "Performance Characteristics Notes" on page 133.

	5		•		,		
	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	40	61	115	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	20			ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	20			ns	
4	CKi Input Clock Period	t _{CKIP}	55	61	67	ns	
5	CKi Input Clock High Time	t _{скін}	27		34	ns	
6	CKi Input Clock Low Time	t _{CKIL}	27		34	ns	
7	CKi Input Clock Rise/Fall Time	t _r CKi, t _f CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t _{CVC}	0		20	ns	

AC Electrical Characteristics[†] - FPi and CKi Timing when CKIN1-0 bits = 00 (16.384 MHz)

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - FPi and CKi Timing when CKIN1-0 bits = 01 (8.192 MHz)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	90	122	220	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	45			ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	45			ns	
4	CKi Input Clock Period	t _{CKIP}	110	122	135	ns	
5	CKi Input Clock High Time	t _{CKIH}	55		69	ns	
6	CKi Input Clock Low Time	t _{CKIL}	55		69	ns	
7	CKi Input Clock Rise/Fall Time	t _r CKi, t _f CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t _{CVC}	0		20	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - FPi and CKi Timing when CKIN1-0 bits = 10 (4.096 MHz)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	90	244	420	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	110			ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	110			ns	
4	CKi Input Clock Period	t _{CKIP}	220	244	270	ns	
5	CKi Input Clock High Time	t _{СКІН}	110		135	ns	
6	CKi Input Clock Low Time	t _{CKIL}	110		135	ns	
7	CKi Input Clock Rise/Fall Time	t _r CKi, t _f CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t _{CVC}	0		20	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.




Figure 31 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)




Figure 32 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STi Setup Time						
	2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t _{SIS2} t _{SIS4} t _{SIS8} t _{SIS16}	5 5 8			ns ns ns ns	
2	STi Hold Time						
	2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t _{SIH2} t _{SIH4} t _{SIH8} t _{SIH16}	8 8 8			ns ns ns ns	

AC Electrical Characteristics[†] - ST-BUS/GCI-Bus Input Timing




Figure 33 - ST-BUS Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps




Figure 34 - ST-BUS Input Timing Diagram when Operated at 16 Mbps




Figure 35 - GCI-Bus Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps




Figure 36 - GCI-Bus Input Timing Diagram when Operated at 16 Mbps

Test Conditions Characteristic Units Sym. Min. Typ. Max. 1 STio Delay - Active to Active $C_{1} = 30 \text{ pF}$ at 2.048 Mbps t_{SOD2} 1 8 ns at 4.096 Mbps t_{SOD4} 1 8 ns at 8.192 Mbps t_{SOD8} 1 8 ns at 16.384 Mbps t_{SOD16} 1 8 ns

AC Electrical Characteristics[†] - ST-BUS/GCI-Bus Master Mode Output Timing

† Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - ST-BUS/GCI-Bus Multiplied Slave Mode Output Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STio Delay - Active to Active						C _L = 30 pF
	at 2.048 Mbps at 4.096 Mbps at 8.192 Mbps at 16.384 Mbps	t _{SOD2} t _{SOD4} t _{SOD8} t _{SOD16}	0 0 0		6 6 6 6	ns ns ns ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - ST-BUS/GCI-Bus Divided Slave Mode Output Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STio Delay - Active to Active						C _L = 30 pF
	at 2.048 Mbps at 4.096 Mbps at 8.192 Mbps at 16.384 Mbps	t _{SOD2} t _{SOD4} t _{SOD8} t _{SOD16}	-6 -6 -6 -6 -6		0 0 0	ns ns ns ns	




Figure 37 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps




Figure 38 - GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions [*]
1	STio Delay - Active to High-Z	t _{DZ}	-2		8	ns	Master Mode
			-3		7	ns	Multiplied Slave Mode
			-8		0	ns	Divided Slave Mode
2	STio Delay - High-Z to Active	t _{ZD}	-2		8	ns	Master Mode
			-3		7	ns	Multiplied Slave Mode
			-8		0	ns	Divided Slave Mode
3	Output Drive Enable (ODE) Delay	t _{ZD_ODE}					Master or
	- High-Z to Active				77	ns	Multiplied Slave Mode
	CKi @ 4.096 MHz				260	ns	Divided Slave Mode
	CKi @ 8.192 MHz				138	ns	
	CKi @ 16.384 MHz				77	ns	
4	Output Drive Enable (ODE) Delay	t _{DZ_ODE}					Master or
	- Active to High-Z				77	ns	Multiplied Slave Mode
						ns	
	CKi @ 4.096 MHz				260	ns	Divided Slave Mode
	CKi @ 8.192 MHz				138		
	CKi @ 16.384 MHz				77		

AC Electrical Characteristics[†] - ST-BUS/GCI-Bus Output Tristate Timing

† Characteristics are over recommended operating conditions unless otherwise stated.

* Test condition is $R_L = 1 \text{ k}$, $C_L = 30 \text{ pF}$; high impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel the time taken to discharge C_L .





Figure 39 - Serial Output and External Control





	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	Input and Output Frame Offset in Divided Slave with CKi mode	^t FBOS	5		13	ns	
2	Input and Output Frame Offset in Multiplied Slave	^t FBOS	2		10	ns	Input reference jitter is equal to zero.

AC Electrical Characteristics[†] - Slave Mode Input/Output Frame Boundary Alignment




Figure 41 - Input and Output Frame Boundary Offset




Figure 42 - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing Diagram

AC Electrical Characteristics[†] - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo0 Output Pulse Width	t _{FPW0}	239	244	249	ns	
2	FPo0 Output Delay from the FPo0 falling edge to the output frame boundary	t _{FODF0}	117		127	ns	C _L = 30 pF
3	FPo0 Output Delay from the output frame boundary to the FPo0 rising edge	t _{FODR0}	117		127	ns	
4	CKo0 Output Clock Period	t _{CKP0}	239	244	249	ns	
5	CKo0 Output High Time	t _{CKH0}	117		127	ns	C _L = 30 pF
6	CKo0 Output Low Time	t _{CKL0}	117		127	ns	
7	CKo0 Output Rise/Fall Time	t _{rCK0} , t _{fCK0}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing (Multiplied Slave Mode with more than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo0 Output Pulse Width	t _{FPW0}	218	244	270	ns	
2	FPo0 Output Delay from the FPo0 falling edge to the output frame boundary	t _{FODF0}	117		127	ns	C _L = 30 pF
3	FPo0 Output Delay from the output frame boundary to the FPo0 rising edge	t _{FODR0}	97		146	ns	
4	CKo0 Output Clock Period	t _{CKP0}	218	244	270	ns	
5	CKo0 Output High Time	t _{CKH0}	117		127	ns	C _L = 30 pF
6	CKo0 Output Low Time	t _{CKL0}	97		146	ns	
7	CKo0 Output Rise/Fall Time	t _{rCK0} , t _{fCK0}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.




Figure 43 - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram

AC Electrical Characteristics[†] - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo1 Output Pulse Width	t _{FPW1}	117	122	127	ns	
2	FPo1 Output Delay from the FPo1 falling edge to the output frame boundary	t _{FODF1}	56		66	ns	C _L = 30 pF
3	FPo1 Output Delay from the output frame boundary to the FPo1 rising edge	t _{FODR1}	56		66	ns	
4	CKo1 Output Clock Period	t _{CKP1}	117	122	127	ns	
5	CKo1 Output High Time	t _{СКН1}	56		66	ns	C _L = 30 pF
6	CKo1 Output Low Time	t _{CKL1}	56		66	ns	
7	CKo1 Output Rise/Fall Time	t _{rCK1} , t _{fCK1}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Multiplied Slave Mode with more than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo1 Output Pulse Width	t _{FPW1}	106	122	127	ns	
2	FPo1 Output Delay from the FPo1 falling edge to the output frame boundary	t _{FODF1}	56		66	ns	C _L = 30 pF
3	FPo1 Output Delay from the output frame boundary to the FPo1 rising edge	t _{FODR1}	46		66	ns	
4	CKo1 Output Clock Period	t _{CKP1}	106	122	148	ns	
5	CKo1 Output High Time	t _{CKH1}	46		87	ns	C _L = 30 pF
6	CKo1 Output Low Time	t _{CKL1}	46		87	ns	
7	CKo1 Output Rise/Fall Time	t _{rCK1} , t _{fCK1}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.




Figure 44 - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram

AC Electrical Characteristics[†] - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo2 Output Pulse Width	t _{FPW2}	56	61	66	ns	
2	FPo2 Output Delay from the FPo2 falling edge to the output frame boundary	t _{FODF2}	25		36	ns	C _L = 30 pF
3	FPo2 Output Delay from the output frame boundary to the FPo2 rising edge	t _{FODR2}	25		36	ns	
4	CKo2 Output Clock Period	t _{CKP2}	56	61	66	ns	
5	CKo2 Output High Time	t _{СКН2}	25		36	ns	C _L = 30 pF
6	CKo2 Output Low Time	t _{CKL2}	25		36	ns	
7	CKo2 Output Rise/Fall Time	t _{rCK2} , t _{fCK2}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Multiplied Slave Mode with more than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo2 Output Pulse Width	t _{FPW2}	56	61	66	ns	
2	FPo2 Output Delay from the FPo2 falling edge to the output frame boundary	t _{FODF2}	25		36	ns	C _L = 30 pF
3	FPo2 Output Delay from the output frame boundary to the FPo2 rising edge	t _{FODR2}	25		36	ns	
4	CKo2 Output Clock Period	t _{CKP2}	47	61	76	ns	
5	CKo2 Output High Time	t _{CKH2}	17		43	ns	C _L = 30 pF
6	CKo2 Output Low Time	t _{CKL2}	17		43	ns	
7	CKo2 Output Rise/Fall Time	t _{rCK2} , t _{fCK2}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.




Figure 45 - FPo3 and CKo3 (32.768 MHz) Timing Diagram

AC Electrical Characteristics[†] - FPo3 and CKo3 (32.768 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo3 Output Pulse Width	t _{FPW3}	27	30.5	34	ns	
2	FPo3 Output Delay from the FPo3 falling edge to the output frame boundary	t _{FODF3}	10		18	ns	C _L = 30 pF
3	FPo3 Output Delay from the output frame boundary to the FPo3 rising edge	t _{FODR3}	12		21	ns	
4	CKo3 Output Clock Period	t _{CKP3}	27	30.5	34	ns	
5	CKo3 Output High Time	t _{СКНЗ}	12		19	ns	C _L = 30 pF
6	CKo3 Output Low Time	t _{CKL3}	12		19	ns	
7	CKo3 Output Rise/Fall Time	t _{rCK3} , t _{fCK3}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics [†] - FPo3 and CKo3 (32.768 MHz) Timing (Multiplied Slave Mode with more than 10 ns of jitter on	
CKi	

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo3 Output Pulse Width	t _{FPW3}	27	30.5	34	ns	
2	FPo3 Output Delay from the FPo3 falling edge to the output frame boundary	t _{FODF3}	12		19	ns	C _L = 30 pF
3	FPo3 Output Delay from the output frame boundary to the FPo3 rising edge	t _{FODR3}	12		19	ns	
4	CKo3 Output Clock Period	t _{CKP3}	17	30.5	44	ns	
5	CKo3 Output High Time	t _{СКНЗ}	5		29	ns	C _L = 30 pF
6	CKo3 Output Low Time	t _{CKL3}	12		18	ns	
7	CKo3 Output Rise/Fall Time	t _{rCK3} , t _{fCK3}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.




Figure 46 - FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz)

AC Electrical Characteristics[†] - CKo4 (1.544 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	CKo4 Output Clock Period	t _{CKP4}	645		650	ns	
2	CKo4 Output High Time	t _{CKH4}	320		327	ns	C _L = 30 pF
3	CKo4 Output Low Time	t _{CKL4}	320		327	ns	
4	CKo4 Output Rise/Fall Time	t _{rCK4} , t _{fCK4}			5	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - CKo4 (2.048 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	CKo4 Output Clock Period	t _{CKP4}	485		492	ns	
2	CKo4 Output High Time	t _{CKH4}	241		247	ns	C _L = 30 pF
3	CKo4 Output Low Time	t _{CKL4}	241		247	ns	
4	CKo4 Output Rise/Fall Time	t _{rCK4} , t _{fCK4}			5	ns	




Figure 47 - CKo5 Timing Diagram

AC Electrical Characteristics[†] - CKo5 (19.44 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	FPo5 Output Pulse Width	t _{FPW5}	49		55	ns	
2	FPo5 Output Delay from the FPo5 falling edge to the output frame boundary	t _{FODF5}	22		28	ns	C _L = 30 pF
3	FPo5 Output Delay from the output frame boundary to the FPo5 rising edge	t _{FODR5}	21		32	ns	
4	CKo5 Output Clock Period	t _{CKP5}	50		53	ns	
5	CKo5 Output High Time	t _{CKH5}	23		27	ns	
6	CKo5 Output Low Time	t _{CKL5}	24		28	ns	
7	CKo5 Output Rise/Fall Time	t _{rCK5} , t _{fCK5}			5	ns	

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	Minimum input pulse width high or low	t _{RPMIN}	16		ns	1,2,3,16
2	Input rise or fall time	$t_{IR,(or} t_{IF})$		5	ns	
3	Input to CKo0 output delay (no input jitter) with reference	t _{RD}			ns	
	8k, 2M, 4M, 8M and 16 MHz		-7	0		
	1.544 MHz		6	15		
	19.44 MHz		-10	-2		

AC Electrical Characteristics[†] - REF0-3 Reference Input to CKo Output Timing

† Characteristics are over recommended operating conditions unless otherwise stated.

See "Performance Characteristics Notes" on page 133




Figure 48 - REF0 - 3 Reference Input/Output Timing

AC Electrical Characteristics[†] - Master Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	CKo0 to CKo1 (8.192 MHz) delay	t _{C1D}	-1	2	ns	1-5,16
2	CKo0 to CKo2 (16.384 MHz) delay	t _{C2D}	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t _{СЗD}	-4	0	ns	
4	CKo0 to CKo4 delay 2.048 MHz 1.544 MHz	t _{C4D}	-2 -12	3 7	ns	
5	CKo0 to CKo5 (19.44 MHz) delay	t _{C5D}	6	12	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ See "Performance Characteristics Notes" on page 133

AC Electrical Characteristics[†] - Divided Slave Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	CKo0 to CKo1 (8.192 MHz) delay	t _{C1D}	-1	2	ns	1-5,16
2	CKo0 to CKo2 (16.384 MHz) delay	t _{C2D}	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t _{C3D}	-2	2	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ See "Performance Characteristics Notes" on page 133

AC Electrical Characteristics[†] - Multiplied Slave Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	CKo0 to CKo1 (8.192 MHz) delay	t _{C1D}	-1	2	ns	1-5,16
2	CKo0 to CKo2 (16.384 MHz) delay	t _{C2D}	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t _{C3D}	-1	3	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ See "Performance Characteristics Notes" on page 133




Figure 49 - Output Timing (ST-BUS Format)

Conditions/Notes[‡] Characteristics Min. Max. Units 0 1 Freerun Mode accuracy -0.003 ppm 1,5,7 2 Initial Holdover Frequency Stability -0.03 0.03 1,4,8 ppm 3 -20 Pull-in/Hold-in range (Stratum 3) 20 1,3,7,9 ppm Reference Far Hysteresis Limit (Stratum 3) 4 -11.4 11.4 1,3,7,9,15 ppm 5 Reference Near Hysteresis Limit (Stratum 3) -9.8 9.8 ppm Output phase continuity for reference switch¹ 6 31 14 ns 7 Normal output phase alignment speed (phase slope) 10 56 μs/s Normal Phase lock time² 8 60 1,3,7,9,10,12 s 9 Fast phase lock time 1 s 1,3,7,9,10,11,12

DPLL Performance Characteristics[†] - Accuracy & Switching

1. Reference switching to normal, holdover, or freerun mode

2. -4.6 to +4.6 ppm locking

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ See "Performance Characteristics Notes" on page 133

DPLL Performance Characteristics[†] - Output Jitter Generation (Unfiltered except for CKo5)

	Characteristics	Typ.‡	Units	Conditions/Notes*
1	Jitter at CKo0 and CKo3 (4.096 MHz)	810	ps-pp	1-6,16
2	Jitter at CKo1 and CKo3 (8.192 MHz)	800	ps-pp	
3	Jitter at CKo2 and CKo3 (16.384 MHz)	710	ps-pp	
4	Jitter at CKo3 (4.096, 8.192, 16.384, or 32.768 MHz)	670	ps-pp	
5	Jitter at CKo4 (1.544 MHz or 2.048 MHz) 1.544 MHz 2.048 MHz	1060 630	ps-pp ps-pp	
6	Jitter at CKo5 (19.44 MHz) unfiltered jitter 500 Hz - 1.3 MHz jitter 65 kHz - 1.3 MHz jitter 12 kHz - 1.3 MHz jitter	770 540 460 510	ps-pp ps-pp ps-pp ps-pp	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

* See "Performance Characteristics Notes" on page 133.

Performance Characteristics Notes


† Characteristics are over recommended operating conditions unless otherwise stated.


[‡] Typical figures are at 25°C, V_{DD_CORE} at 1.8 V and V_{DD_IO} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

- 1. Jitter on master clock input (XIN) is 100 ps pp or less.
- 2. Jitter on reference input (REF0-3) is 2 ns pp or less.
- 3. Normal Mode selected.
- 4. Holdover Mode selected.
- 5. Freerun Mode selected.
- 6. Jitter is measured without an output filter.
- 7. Accuracy of master clock input (XIN) is 0 ppm.
- 8. Accuracy of master clock input (XIN) is 100 ppm.
- 9. Capture range is programmed to +/-20 ppm; inaccuracy of XIN shifts this range.
- 10. Phase alignment speed (phase slope) is programmed to 7 ns/125 $\mu s.$
- 11. Fast lock is enabled.
- 12. Low pass filter is programmed to 1.9 Hz.
- 13. Applies to all programmable low pass filter selections of 1.9 Hz and above.
- 14. Any input reference switch or state switch (e.g.; REF0 to REF3, Normal to Holdover, etc.).
- 15. Multi-period near limits and far limits are programmed to 9.913 ppm & 11.287 ppm respectively.
- 16. 30 pF load on output pin.

TOP VIEW

BOTTOM VIEW







For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE