


FEATURES

- Single chip monolithic construction
- Dual mode, Digital to Analogue/Analogue to Digital Converter
- Monotonic over full temperature range
- On chip precision voltage reference
- Includes 8 bit binary counter
- Will function as self-contained precision ramp generator
- TTL and CMOS compatible
- Direct voltage output
- 16 lead plastic D.I.L. encapsulation



16 Lead D.I.L.

DESCRIPTION

The ZN425E is an 8 bit dual mode analogue to digital/digital to analogue converter. It contains an 8 bit D to A converter using an advanced design of R-2R ladder network and an array of precision bipolar switches plus an 8 bit binary counter and a 2.5 volt precision voltage reference all on a single monolithic chip.

The special design of ladder network results in full 8 bit accuracy using normal diffused resistors.

The use of the on-chip reference voltage is pin optional to retain flexibility. An external fixed or varying reference may therefore be substituted.

By including on the chip an 8 bit binary counter, analogue to digital conversion can be obtained simply by adding an external comparator (ZN424P) and clock inhibit gating (ZN7400E).

By simply clocking the counter the ZN425E can be used as a self-contained precision ramp generator.

A logic input select switch is incorporated which determines whether the precision switches accept the outputs from the binary counter or external digital inputs depending upon whether the control signal is respectively high or low.




Fig. 1 Block Diagram

4414

ZN425E

The convertor is of the voltage switching type and uses an R-2R resistor ladder network as shown in Fig. 2.




Fig. 2 The R-2R Ladder Network

Each 2R element is connected either to 0V or V_{REF} by transistor switches specially designed for low offset voltage (typically 1 millivolt).

Binary weighted voltages are produced at the output of the R-2R ladder, the value depending on the digital number applied to the bit inputs.

ABSOLUTE MAXIMUM RATINGS

Supply voltage V_{CC}	+7.0 volts
Max. voltage, logic and V_{REF} inputs	+5.5 volts
Operating temperature range	0 to +70°C
Storage temperature range	-55 to +125°C

CHARACTERISTICS (at $T_{amb} = 25^\circ\text{C}$ and $V_{CC} = +5$ volts unless otherwise specified).

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Supply voltage	V_{CC}	4.5	—	5.5	volts	
Supply current	I_s	—	30	40	mA	
High level input voltage	V_{IH}	2.0	—	—	volts	See notes 1 and 2
Low level input voltage	V_{IL}	—	—	0.7	volts	
High level input current	I_{IH}	—	—	10	μA	$V_{CC} = \text{max.}, V_I = 2.4\text{V}$
		—	—	100	μA	$V_{CC} = \text{max.}, V_I = 5.5\text{V}$
Low level input current	I_{IL}	—	—	-0.68	mA	$V_{CC} = \text{max.}, V_I = 0.3\text{V}$
High level output current	I_{OH}	—	—	-40	μA	
Low level output current	I_{OL}	—	—	1.6	mA	
High level output voltage	V_{OH}	2.4	—	—	volts	$V_{CC} = \text{min.}, Q = 1,$ $I_{load} = -40\mu\text{A}$
Low level output voltage	V_{OL}	—	—	0.4	volts	$V_{CC} = \text{min.}, Q = 0,$ $I_{load} = 1.6\text{ mA}$

8 Bit D to A Converter

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Linearity error		—	—	± 0.5	L.S.B.	
Settling time		—	1.0	—	μs	1 L.S.B. step
Settling time to 0.5 L.S.B.		—	2.0	—	μs	All bits ON to OFF or OFF to ON
Offset voltage	V_{OS}	—	3.0	—	mV	All bits OFF
V_{OS} Temperature coefficient		—	5	—	$\mu\text{V}/^\circ\text{C}$	
F.S.R. Temperature coefficient		—	3	—	ppm/ $^\circ\text{C}$	Ext. $V_{REF} = 2.5\text{V}$
Linearity Error Temperature coefficient		—	7.5	—	ppm/ $^\circ\text{C}$	Relative to F.S.R.
Analogue output resistance	R_o	—	10	—	k ohm	
External reference voltage		0	—	3.0	volts	

CHARACTERISTICS (continued).

Internal voltage reference

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Output voltage	V_{REF}	—	2.55	—	volts	$I = 7.5 \text{ mA}$ (internal)
Slope resistance	R_s	—	2	—	ohms	$I = 7.5 \text{ mA}$ (internal)
V_{REF} Temperature coefficient		—	40	—	ppm/°C	$I = 7.5 \text{ mA}$ (internal)

Notes:

1. The Logic Select pin (2) must be held low when the bit pins (5, 6, 7, 9, 10, 11, 12 and 13) are driven externally.
2. To obtain counter outputs on bit pins the Logic Select pin (2) should be taken to $+V_{CC}$ via a 1 k Ω resistor.
3. The internal reference requires a 0.22 μ F stabilising capacitor between pins 1 and 16.







Fig. 3 Bit Inputs/Outputs

If Pin 2 is high then the output equals the Q output of the corresponding counter.

If Pin 2 is low then the output transistor, T1 is held off.

PIN CONNECTIONS AND PACKAGE DETAILS



16 Lead Moulded D.I.L.
Dimensions in millimetres

APPLICATIONS

1. 8 bit D to A Converter

The ZN425E gives an analogue voltage output directly from pin 14 therefore the usual current to voltage converting amplifier is not required. The output voltage drift, due to the temperature coefficient of the Analogue Output Resistance R_o , will be less than 0.004% per $^{\circ}\text{C}$ (or $1 \text{ L.S.B.}/100^{\circ}\text{C}$) if R_L is chosen to be $\geq 650 \text{ k}\Omega$.

In order to remove the offset voltage and to calibrate the converter a buffer amplifier is necessary. Fig. 4 shows a typical scheme using the internal reference voltage. To minimise temperature drift in this and similar applications the source resistance to the inverting input of the operational amplifier should be approximately $6 \text{ k}\Omega$. The calibration procedure is as follows:

- i. Set all bits to OFF (low) and adjust R_2 until $V_{\text{out}} = 0.000\text{V}$.
- ii. Set all bits to ON (high) and adjust R_1 until $V_{\text{out}} = \text{Nominal full scale reading} - 1 \text{ L.S.B.}$
- iii. Repeat i. and ii.

e.g. Set F.S.R. to $+3.840 \text{ volts} - 1 \text{ L.S.B.}$
 $= 3.825 \text{ volts}$
 $(1 \text{ L.S.B.} = \frac{3.84}{256} = 15.0 \text{ millivolts.})$




Fig. 4 8 bit Digital to Analogue Converter

2. 8 bit Analogue to Digital Converter

A counter type analogue to digital converter can be constructed by adding a voltage comparator as in Fig. 5. On the negative edge of the CONVERT COMMAND Pulse the counter is set to zero and the STATUS output to logical 1. On the positive edge the counter starts to count up from zero. The analogue output ramps until it equals the analogue voltage applied to the other input of the comparator. At this point, any further clock pulses are inhibited and STATUS goes low to indicate that the output data is valid.

The conversion time depends upon the value of the analogue input and for full scale reading is given by the clock frequency divided into the maximum number of counts.

For example if $F_{\text{clock}} = 256 \text{ kHz}$
 $\text{conversion (for F.S.R.)} = \frac{2^8}{256,000} \text{ seconds}$
 $= 1 \text{ millisecond}$




Fig. 5 8 bit Analogue to Digital Converter

ZN425E

3. Precision Ramp Generator

The inclusion of an 8 bit binary counter on the chip gives the ZN425E a useful ramp generator function. The circuit, Fig. 6 uses the same buffer stage as the D to A converter. The calibration procedure is also the same. Holding pin 2 low will set all bits to ON and if RESET is taken low with pin 2 high all the bits are turned OFF. If the end voltages of the ramp are not required to be set accurately then the buffer stage could be omitted and the voltage ramp will appear directly at pin 14.




Fig. 6 Precision Ramp Generator

4. Alternative Output Buffer using the ZN741

The following circuit, employing the ZN741 operational amplifier, may be used as the output buffer for both the 8 bit Digital to Analogue Converter (Fig. 4) and the Precision Ramp Generator (Fig. 6).




Fig. 7 The ZN741 as Output Buffer

CHARACTERISTICS (continued)

Internal voltage tolerance

Parameter	Symbol	Min.	Typ.	Max.	Conditions
Output voltage	V_{out}	—	2.55	—	$I = 5.8 \text{ mA}$ (internal)
Output resistance	R_{out}	—	1	—	$I = 5.8 \text{ mA}$ (internal)
V_{out} Temperature coefficient	—	—	4%	—	$I = 5.8 \text{ mA}$ (internal)

Notes:

- The Logic Select pin (2) must be held low when the bit pins (5, 6, 7, 8, 10, 11, 12 and 13) are driven externally.
- To obtain counter outputs on bit pins the Logic Select pin (2) should be taken to V_{cc} via a 1 k Ω resistor.
- The internal reference requires a 0-32% stability capacitor between pins 1 and 18.





Fig. 3 Bit pin output

If Pin 2 is high then the output equals the Q output of the corresponding counter.
If Pin 2 is low then the output transistor T1 is held off.

PIN CONNECTIONS AND PACKAGE DETAILS



16	V_{cc} Output	1	Ground
15	V_{cc} Input	2	Logic Select
14	Analogue Output	3	Counter Reset
13	Bit 1 (M.S.B.)	4	Clock
12	Bit 2	5	Bit 8
11	Bit 3	6	Bit 7
10	Bit 4	7	Bit 6
9	Bit 5	8	$-V_{cc}$

FERRANTI LIMITED, ELECTRONIC COMPONENTS DIVISION
 GEM MILL, CHADDERTON, OLDHAM OL9 8NP. Tel: 061-624 0515 Telex: 668038
 Ferranti GmbH, Widenmayer Strasse 5, 8-Munich-22, West Germany
 Tel: (089) 293871 Telex: 523980
 Ferranti Electric Inc., East Bethpage Road, Plainview, N.Y. 11803, U.S.A.
 Tel: 516-293 8383 Telex: 510 224 6483