FERRANTI semiconductors

D-A/A-D CONVERTER

ZN425E
ZN425J

8 Bit D to A/A to D Converter

FEATURES

- **Type** : Monolithic, contains D-A with counter and reference
- **Accuracy** : 0.2% FSR at 25°C ($\pm\frac{1}{2}$ LSB linearity)
- **Operating Ranges** : 0°C to 70°C (ZN425E) −55°C to +125°C (ZN425J)
- **Compatibility** : TTL and CMOS
- **Power Supply** : Single +5V
- **Settling Time (D-A)** : 1 μs typ.
- **Conversion Time (A-D)** : 1 ms typ., using ramp and compare
- **Extra Components Required**
  - **D-A** : Reference capacitor (direct voltage output through 10 kΩ typ.)
  - **A-D** : Comparator, gate, clock and reference capacitor



16 Lead D.I.L.

DESCRIPTION

The ZN425E (or ZN425J) is a monolithic S.I.C. 8-bit digital to analogue converter containing an R-2R ladder network of diffused resistors with precision bipolar switches, and in addition a counter and a 2·5V precision voltage reference. The counter is a powerful addition which allows a precision staircase to be generated very simply merely by clocking the counter.



Fig. 1 – Block Diagram

ZN425E/ZN425J

INTRODUCTION

The ZN425E (or ZN425J) is an 8-bit dual mode digital to analogue/analogue to digital converter. It contains an 8-bit D to A converter using an advanced design of R-2R ladder network and an array of precision bipolar switches plus an 8-bit binary counter and a 2.5 volt precision voltage reference all on a single monolithic chip.

The special design of ladder network results in full 8-bit accuracy using normal diffused resistors.

The use of the on-chip reference voltage is pin optional to retain flexibility. An external fixed or varying reference may therefore be substituted.

By including on the chip an 8-bit binary counter, analogue to digital conversion can be obtained simply by adding an external comparator (ZN424P) and clock inhibit gating (ZN7400E).

By simply clocking the counter the ZN425E can be used as a self-contained precision ramp generator.

A logic input select switch is incorporated which determines whether the precision switches accept the outputs from the binary counter or external digital inputs depending upon whether the control signal is respectively high or low.

The converter is of the voltage switching type and uses an R-2R resistor ladder network as shown in Fig. 2.



Fig. 2 – The R-2R Ladder Network

Each 2R element is connected either to 0V or V_{REF} by transistor switches specially designed for low offset voltage (typically 1 millivolt).

Binary weighted voltages are produced at the output of the R-2R ladder, the value depending on the digital number applied to the bit inputs.

ABSOLUTE MAXIMUM RATINGS

Supply voltage V_{CC}	+7·0 volts
Max. voltage, logic and V_{REF} inputs	+5·5 volts *See note 3*
Operating temperature range	0°C to +70°C (ZN425E)
	−55°C to +125°C (ZN425J)
Storage temperature range	−55°C to +125°C

CHARACTERISTICS (at T_{amb} = 25°C and V_{CC} = +5 volts unless otherwise specified).

Internal voltage reference

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Output voltage	V_{REF}	2·4	2·55	2·7	volts	I = 7·5 mA (internal)
Slope resistance	R_s		2	4	ohms	I = 7·5 mA (internal)
V_{REF} Temperature coefficient			40		ppm/°C	I = 7·5 mA (internal)

Note: The internal reference requires a 0·22 μF stabilising capacitor between pins 1 and 16.

CHARACTERISTICS *(continued).*
8-Bit D to A Converter and Counter

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Linearity error		—	—	±0·5	L.S.B.	*See Note 3*
Settling time		—	1·0	—	μs	1 L.S.B. step
Settling time to 0·5 L.S.B.		—	2·0	—	μs	All bits ON toOFF or OFF to ON
Offset voltage, ZN425E ZN425J	V_{OS}	— —	3·0 8·0	8·0 12·0	mV mV	All bits OFF *See Note 3*
V_{OS} Temperature coefficient		—	5	—	μV/°C	
F.S.R. Temperature coefficient		—	3	—	ppm/°C	Ext. V_{REF} = 2·5V
Linearity Error Temp. coeff.		—	7·5	—	ppm/°C	Relative to F.S.R.
Analogue output resistance	R_o	—	10	—	kΩ	
External reference voltage		0	—	3·0	volts	
Supply voltage	V_{CC}	4·5	—	5·5	volts	*See Note 3*
Supply current	I_s	—	25	35	mA	
High level input voltage	V_{IH}	2·0	—	—	volts	*See Notes 1 and 2*
Low level input voltage	V_{IL}	—	—	0·7	volts	
High level input current	I_{IH}	—	—	10	μA	V_{CC} = max., V_I = 2·4V
		—	—	100	μA	V_{CC} = max., V_I = 5·5V
Low level input current	I_{IL}	—	—	–0·68	mA	V_{CC} = max., V_I = 0·3V
Low level input current bit inputs clock and reset		—	—	–0·18	mA	
High level output current	I_{OH}	—	—	–40	μA	
Low level output current	I_{OL}	—	—	1·6	mA	
High level output voltage	V_{OH}	2·4	—	—	volts	V_{CC} = min., Q = 1, I_{load} = –40 μA
Low level output voltage	V_{OL}	—	—	0·4	volts	V_{CC} = min., Q = 0, I_{load} = 1·6 mA
Maximum counter clock frequency	f_c	3	5	—	MHz	
Reset pulse width	t_R	200	—	—	ns	*See Note 4*

Notes:

1. The Logic Select pin (2) must be held low when the bit pins (5, 6, 7, 9, 10, 11, 12 and 13) are driven externally.
2. To obtain counter outputs on bit pins the Logic Select pin (2) should be taken to $+V_{CC}$ via a 1 kΩ resistor.
3. The ZN425J differs from the ZN425E in the following respects:
   (a) For the ZN425J, the maximum linearity error may increase to ±1 LSB over the temperature ranges −55 °C to 0 °C and +70 °C to +125 °C.
   (b) Maximum operating voltage. Between 70 °C and 125 °C the maximum supply voltage is reduced to 5.0V.
   (c) Offset voltage. The difference is due to package lead resistance. This offset will normally be removed by the setting up procedure, and because the offset temperature coefficient is low, the specified accuracy will be maintained.
4. The device may be reset by gating from its own counter.



Fig. 3 – Bit Inputs/Outputs

If Pin 2 is high then the output equals the Q output of the corresponding counter.
If Pin 2 is low then the output transistor, Tr1 is held off.

PIN CONNECTIONS



APPLICATIONS

1. 8-bit D to A Converter

The ZN425E gives an analogue voltage output directly from pin 14 therefore the usual current to voltage converting amplifier is not required. The output voltage drift, due to the temperature coefficient of the Analogue Output Resistance R_o, will be less than 0·004% per °C (or 1 L.S.B./ 100°C) if R_L is chosen to be $\geqslant 650\ k\Omega$.

In order to remove the offset voltage and to calibrate the converter a buffer amplifier is necessary. Fig. 4 shows a typical scheme using the internal reference voltage. To minimise temperature drift in this and similar applications the source resistance to the inverting input of the operational amplifier should be approximately 6 kΩ. The calibration procedure is as follows:

i. Set all bits to OFF (low) and adjust R_2 until $V_{out} = 0{\cdot}000V$.

ii. Set all bits to ON (high) and adjust R_1 until V_{out} = Nominal full scale reading – 1 L.S.B.

iii. Repeat *i.* and *ii.*

e.g. Set F.S.R. to +3·840 volts – 1 L.S.B.

= 3·825 volts

$$(1\ \text{L.S.B.} = \frac{3{\cdot}84}{256} = 15{\cdot}0\ \text{millivolts.})$$



Fig. 4 – 8-bit Digital to Analogue Converter

2. 8-bit Analogue to Digital Converter

A counter type analogue to digital converter can be constructed by adding a voltage comparator as in Fig. 5. On the negative edge of the CONVERT COMMAND Pulse the counter is set to zero and the STATUS output to logical 1. On the positive edge the counter starts to count up from zero. The analogue output ramps until it equals the analogue voltage applied to the other input of the comparator. At this point, any further clock pulses are inhibited and STATUS goes low to indicate that the output data is valid.

The conversion time depends upon the value of the analogue input and for full scale reading is given by the clock frequency divided into the maximum number of counts.

For example if $F_{clock} = 256$ kHz

$$\text{conversion (for F.S.R.)} = \frac{2^8}{256{,}000} \text{ seconds}$$

$$= \textit{1 millisecond}$$



Fig. 5 – 8-bit Analogue to Digital Converter

3. Precision Ramp Generator

The inclusion of an 8-bit binary counter on the chip gives the ZN425E a useful ramp generator function. The circuit, Fig. 6 uses the same buffer stages as the D to A converter. The calibration procedure is also the same. Holding pin 2 low will set all bits to ON and if RESET is taken low with pin 2 high all the bits are turned OFF. If the end voltages of the ramp are not required to be set accurately then the buffer stage could be omitted and the voltage ramp will appear directly at pin 14



Fig. 6 – Precision Ramp Generator

4. Alternative Output Buffer using the ZLD741

The following circuit, employing the ZLD741 operational amplifier, may be used as the output buffer for both the 8-bit Digital to Analogue Converter (Fig. 4) and the Precision Ramp Generator (Fig. 6).



Fig. 7 – The ZLD741 as Output Buffer

5. Further Applications

Details of a wide range of additional applications, described in the Ferranti publication 'Application Report–ZN425E 8-bit A-D/D-A Converter', are also available.

ZN425E/ZN425J

PACKAGE DETAILS

ZN425E



16 Lead Moulded D.I.L.

ZN425J



16 Lead Ceramic D.I.L.

Dimensions in millimetres

FERRANTI LIMITED, ELECTRONIC COMPONENTS DIVISION
GEM MILL, CHADDERTON, OLDHAM OL9 8NP. Tel: 061-624 0515 Telex: 668038

Ferranti GmbH, Widenmayerstrasse 5, D8000-Munich-22, West Germany
Tel: (089) 293871 Telex: 523980

Ferranti Electric Inc., East Bethpage Road, Plainview, N.Y. 11803, U.S.A.
Tel: 516-293 8383 Telex: 510 224 6483

Issue 2, July 1977 8M

Printed in England HK&R