

ZNBG4003 4 STAGE FET LNA BIAS CONTROLLER


Summary

The ZNBG4003 is a four stage depletion mode FET bias controller intended primarily for satellite Low Noise Block's (LNB's), but its also suitable for other LNA applications such as those in found in PMR's and microwave links. The ZNBG4003 provides each FET with a negative gate voltage and positive drain voltage with user programmable drain current.


Features

- Four stage FET bias controller
- Operating range of 5.0V to 8.0V
- FET drain voltages set at 2.0V
- FET drain current selectable from 0 to 15mA
- Allows first and second stage FETs to be run at different (optimum) drain currents
- FET drain voltages and currents stable over temperature
- FETs protected against overstress during power-up and power-down.
- Internal negative supply generator allowing single supply operation (available for external use)
- Low external component count

Pin Assignments



Top View




Bottom View

Applications

- Two single type Twin LNB's
- Twin LNB's
- Quad LNB's
- Microwave links
- PMR and Cellular telephone systems

Single Universal LNB System Diagram



Device Description

The ZNBG series of devices are designed to meet the bias requirements of GaAs and HEMT FETs commonly used in satellite receiver LNBS with a minimum of external components.

The ZNBG4003 provides four FET bias stages, arranged in two pairs of two. Resistors connected to pins Rcal1 and Rcal2 set the FET drain currents of each pair over the range of 0 to 15mA, allowing input FETs to be biased for optimum noise and amplifier FETs for optimum gain.

Drain voltages of all stages are set at 2.0V. The drain supplies are current limited to approximately 5% above the operating currents set by the Rcal resistors.

Depletion mode FETs require a negative voltage bias supply when operated in grounded source circuits. The ZNBG4003 includes an integrated switched capacitor DC-DC converter generating a regulated output of -2.5V to allow single supply operation.

These devices are unconditionally stable over the full working temperature with the FETs in place, subject to the inclusion of the recommended gate and drain capacitors. These ensure RF stability and minimal injected noise.

It is possible to use less than the devices full complement of FET bias controls, unused drain and gate connections can be left open circuit without affecting operation of the remaining bias circuits.

To protect the external FETs the circuits have been designed to ensure that, under any conditions including power up/down transients, the gate drive from the bias circuits cannot exceed -3V. Additionally each stage has its own individual current limiter. Furthermore if the negative rail experiences a fault condition, such as overload or short circuit, the drain supply to the FETs will shut down avoiding excessive current flow.

To minimise PCB space ZNBG4003 is packaged in the 16 pin 3mm x 3mm QFN package.

Device operating temperature is -40°C to 85°C to suit a wide range of environmental conditions.

Maximum Ratings

Parameter	Rating	Unit
Supply Voltage	-0.6 to +10	V
Supply Current	80	mA
Power Dissipation	500	mW
Operating Temperature Range	-40 to +85	°C
Storage Temperature Range	-40 to +150	°C

Electrical Characteristics

(Measured at $T_{AMB} = 25^{\circ}\text{C}$, $V_{CC} = 5.0\text{V}$ (note 1), $R_{CAL1} = R_{CAL2} = 39\text{k}$ (setting I_D to 10mA) unless otherwise stated)

Parameter	Conditions	Symbol	Min.	Typ.	Max.	Unit
Operating Voltage Range (note 1)		V_{CC}	4.75		8.0	V
Supply Current	$I_{D1} = I_{D2} = I_{D3} = I_{D4} = 0$	I_{CC}		1.8	4.5	mA
	$I_{D1} = I_{D2} = I_{D3} = I_{D4} = 10\text{mA}$	$I_{CC(L)}$		43	45	mA
Substrate Voltage	$I_{CSUB} = 0$	V_{CSUB}	-3.0	-2.65	-2.0	V
	$I_{CSUB} = -100\mu\text{A}$	$V_{CSUB(L)}$		-2.55	-1.9	V
Oscillator Frequency		F_{OSC}	150	240	600	kHz

Gate Characteristics

Gate (G1 to G4)

Current Range		I_G	-100		+500	μA
Voltage Low	$I_D = 12\text{mA}$, $I_G = -10\mu\text{A}$	$V_{G(L)}$	-3.0	-2.5	-2.0	V
Voltage High	$I_D = 8\text{mA}$, $I_G = 0$	$V_{G(H)}$	0	0.7	1.0	V

Drain Characteristics

Drain (D1 to D4)

Current Range		I_D	0		15	mA
Current Operating	Standard Application Circuit	$I_{D(OP)}$	8	10	12.5	mA
Voltage Operating	$I_D = 10\text{mA}$	$V_{D(OP)}$	1.8	2.0	2.2	V
delta I_D vs V_{CC}	$V_{CC} = 5.0$ to 8.0V	dI_D/dV_{CC}		1.2		%/V
delta I_D vs T_{OP}	$T_{OP} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	dI_D/dT_{OP}		0.09		%/°C
delta V_D vs V_{CC}	$V_{CC} = 5.0$ to 8.0V	dV_D/dV_{CC}		0.08		%/V
delta V_D vs T_{OP}	$T_{OP} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	dV_D/dT_{OP}		110		ppm/°C


Output Noise

Drain Voltage	$C_{GATE-GND} = 10\text{nF}$, $C_{DRAIN-GND} = 10\text{nF}$	$V_{D(NOISE)}$			0.02	Vpk-pk
Gate Voltage	$C_{GATE-GND} = 10\text{nF}$, $C_{DRAIN-GND} = 10\text{nF}$	$V_{G(NOISE)}$			0.005	Vpk-pk


- Notes:
- The two V_{CC} pins are internally connected, only one of the pins needs to be powered for the device to function. See applications section for further information.
 - ESD sensitive, handling precautions are recommended.
 - The negative bias voltages are generated on-chip using an internal oscillator. Two external capacitors, C_{NB} and C_{SUB} of value 47nF are required for this purpose.
 - The package (QFN1633) exposed pad must either be connected to C_{sub} or left open circuit.
 - The characteristics are measured using two external reference resistors R_{CAL1} and R_{CAL2} of value 39k, wired from pins $R_{CAL1/2}$ to ground. Resistor R_{CAL1} sets the drain current of FETs 1 and 3, resistor R_{CAL2} sets the drain currents of FETs 2 and 4.
 - Noise voltage measurements are made with FETs and gate and drain capacitors of value 10nF in place. Noise voltages are not measured in production.

Typical Characteristics (Measured at $T_{AMB} = 25^{\circ}C$, $V_{CC} = 5.0V$)

ZNBG4003 Drain Current vs R_{CAL}



Applications Circuit



Applications Information

Above is a partial applications circuit for the ZNBG4003 showing all external components needed for biasing one of the four FET stages available. Each bias stage is provided with a gate and drain pin. The drain pin provides a regulated 2.0V supply that includes a drain current monitor. The drain current taken by the external FET is compared with a user selected level, generating a signal that adjusts the gate voltage of the FET to obtain the required drain current. If for any reason, an attempt is made to draw more than the user set drain current from the drain pin, the drain voltage will be reduced to ensure excess current is not taken. The gate pin drivers are also current limited.


The bias stages are split up into two pairs, with the drain current of each pair set by an external R_{CAL} resistor. R_{CAL1} sets the drain currents of stages 1 and 3, whilst R_{CAL2} sets the drain currents of stages 2 and 4. This allows the optimisation of drain currents for differing tasks such as input stages where noise can be critical and later amplifier stages where gain may be more important. A graph showing the relationship between the value of R_{CAL} and I_D is provided in the Typical Characteristics section of this datasheet.

The ZNBG4003 includes a switched capacitor DC-DC converter that is used to generate the negative supply required to bias depletion mode FETs used in common source circuit configuration as shown above. This converter uses two external capacitors, C_{NB} the charge transfer capacitor and C_{SUB} the output reservoir capacitor. The circuit provides a regulated -2.5V supply both for gate driver use and for external use if required (for extra discrete bias stages, mixer bias, local oscillator bias etc.). The -2.5V supply is available from the C_{SUB} pin.

If any bias stages are not required, their gate and drain pins may be left open circuit. If all bias stages associated with an R_{CAL} resistor are not required, then this resistor may be omitted.

To ease PCB layout, the pinout for the ZNBG4003 includes two V_{CC} pins. These pins are internally connected so only one of the pins needs to be powered for the device to function. It is probable that the extra pin will help avoid the need for trace cross-over components or ground plane disruption from reverse side PCB links. Note that the exposed pad of the package must be either left floating or connected to C_{sub} .

Package Outline Dimensions




Note: Controlling dimensions are in millimetres. Approximate dimensions are provided in inches.
The package appearance may vary as shown, for further details please contact your local Diodes sales office.

Ordering Information

Device	Package	Reel Size (inches)	Tape Width (mm)	Quantity (per reel)
ZNBG4003JA16TC	QFN1633	13	8	3000

Marking Information



IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or
2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2010, Diodes Incorporated

www.diodes.com