

SBS 1.1-COMPLIANT GAS GAUGE AND PROTECTION ENABLED WITH IMPEDANCE TRACK™ WITH OPTIONAL DQ INTERFACE

Check for Samples: bq34z950

FEATURES

- Next Generation Patented Impedance Track™
 Technology Accurately Measures Available
 Charge in Li-Ion and Li-Polymer Batteries
 - Better Than 1% Error Over the Lifetime of the Battery
- Supports the Smart Battery Specification SBS V1.1
- Optional DQ Communication Interface
- Flexible Configuration for 2-Series to 4-Series Li-lon and Li-Polymer Cells
- Powerful 8-Bit RISC CPU with Ultralow Power Modes
- Full Array of Programmable Protection Features
 - Voltage
 - Current
 - Temperature
- Satisfies JEITA Guidelines
- Added Flexibility to Handle More Complex Charging Profiles
- Drives 3-, 4-, and 5-Segment LED Display for Battery-Pack Conditions
- Supports SHA-1 Authentication
- Complete Battery Protection and Gas Gauge Solution in One Package
- Available in a 44-Pin TSSOP (DBT) Package

APPLICATIONS

- Notebook PCs
- Medical and Test Equipment
- Portable Instrumentation

DESCRIPTION

The bg34z950 SBS-compliant gas gauge and protection IC, incorporating patented Impedance Track technology, is a single IC solution designed for battery-pack or in-system installation. The bg34z950 measures and maintains an accurate record of available charge in Li-Ion or Li-Polymer batteries its integrated high-performance analog peripherals. The bq34z950 monitors capacity change, battery impedance, open-circuit voltage, and other critical parameters of the battery pack which reports the information to the system host controller over a serial-communication bus. SMBus and single-wire DQ communication interfaces are both available. Together with the integrated analog front-end (AFE) short-circuit and overload protection, the bg34z950 maximizes functionality and safety while minimizing external component count, cost, and size in smart battery circuits.

The implemented Impedance Track gas gauging technology continuously analyzes the battery impedance, resulting in superior gas-gauging accuracy. This enables remaining capacity to be calculated with discharge rate, temperature, and cell aging all accounted for during each stage of every cycle with high accuracy.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Table 1. AVAILABLE OPTIONS

-	PACKAGE ⁽¹⁾			
TA	44-PIN TSSOP (DBT) Tube	44-PIN TSSOP (DBT) Tape and Reel		
-40°C to 85°C	bq34z950DBT ⁽²⁾	bq34z950DBTR ⁽³⁾		

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) A single tube quantity is 40 units.
- (3) A single reel quantity is 2000 units.

THERMAL INFORMATION

	bq34z950	
THERMAL METRIC ⁽¹⁾	44-PIN TSSOP (DBT)	UNITS
θ_{JA} Junction-to-ambient thermal resistance	47.6	°C/W
T _A ≤ 25°C Power Rating	2101	mW
Derating Factor T _A > 25°C	21.01	mW/°C
T _A ≤ 70°C Power Rating	1155	mW
T _A ≤ 85°C Power Rating	840	mW


(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

SYSTEM PARTITIONING DIAGRAM





PACKAGE PINOUT DIAGRAM



Submit Documentation Feedback

SLUSBF0A - APRIL 2013-REVISED MAY 2013



TERMINAL FUNCTIONS

NAME NAME NO NAME N		TERMINAL FUNCTIONS							
1 DSG O High side N-CH discharge FET gate drifve 2 PACK IA, P Battery pack input voltage sense input. It also serves as device wake up when device is in SHUTDOWN mode. 3 VCC P Positive device supply input. Connect to the center connection of the CHG FET and DSG FET to ensure device supply input. Connect to the center connection of the CHG FET and DSG FET to ensure device supply input. Connect to the center connection of the CHG FET and DSG FET to ensure device supply input. Connect to the center connection of the CHG FET and DSG FET to ensure device supply input. Connect all center of the CHG FET and DSG FET to ensure device supply unput pose open drain output. Can be configured to be used in pre-charge endition. 7 VSS P Negative supply voltage input. Connect at 10 VSS to disable 0 V pre-charge using charge FET connected at CHG pin. Connect to VSS to disable 0 V pre-charge using charge FET connected at CHG pin. Connect at 10 VSS pins together for operation of device. 8 REG33 P 3.3-V regulator output. Connect at 10 VSS pins together for operation of device. 9 TOUT P Thermistor bias supply output 10 VCELL+ - Internal cell voltage multiplexer and amplifier output. Connect a 0.1-µF capacitor to VCELL+ and VSS. 11 ALERT OD Alert output. In case of short circuit condition, overload condition and watchdog time out this pin will be triggered. 12 NC - Not used—leave floating 13 NC - Not used—leave floating 14 TST II Al 1" Thermistor voltage input connection to monitor temperature 15 NC - Not used—leave floating 16 DQ IOD Single-wire bidirectional DQ interface 17 NC - Not used—leave floating 18 SMBD IOD SMBus data open-drain bidirectional pin used to transfer address and data to and from the bg34250 b			I/O ⁽¹⁾	DESCRIPTION					
PACK IA, P Sattery pack input. Voltage sense input. It also serves as device wake up when device is in SHUTDOWN mode.	NO.	NAME							
VCC	1	DSG	0	High side N-CH discharge FET gate drive					
4 ZVCHG O P-CH pre-charge FET gate drive 5 GPOD OD P-CH pre-charge FET gate drive 6 PMS I ORGANIST OF PRE-CHARGE mode setting input. Cannect to PACK to enable 0-V precharge using charge FET connected at CHG pin. Connect to VSS to disable 0 V pre-charge using charge FET connected at CHG pin. Connect to VSS to disable 0 V pre-charge using charge FET connected at CHG pin. Connect to VSS to disable 0 V pre-charge using charge FET connected at CHG pin. Connect to VSS to disable 0 V pre-charge using charge FET connected at CHG pin. Connect at IVSS pins together for operation of device. 8 REG33 P Negative supply voltage input. Connect at IVSS pins together for operation of device. 9 TOUT P Themistor bias supply output 10 VCELL+ Internal cell voltage multiplexer and amplifier output. Connect at 0.1-µF capacitor to VCELL+ and VSS. 11 ALERT OD Airt output. In case of short circuit condition, overload condition and watchdog time out this pin will be triggered. 12 NC Not used—leave floating 13 NC Not Not used—leave floating 14 TS1 IA 1st Thermistor voltage input connection to monitor temperature 15 NC Not used—leave floating 16 DQ I/OD Single-wire bidirectional DC interface 17 NC Not used—leave floating 18 SMBD I/OD SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq34z950 19 NC Not used—leave floating 20 SMBC I/OD SMBus data open-drain bidirectional pin used to clock the data transfer to and from the bq34z950 21 DISP I Display control for the LEDs. This pin is typically connected to VSC. 22 VSS P Negative supply voltage input. Connect all IVSS pins together for operation of device. 23 LED1 I LED2 display segment that drives an external LED depending on the firmware configuration 24 LED2 I LED3 display segment that drives an external LED depending on the firmware configuration 25 LED3 I LED3 display segment that drives an external LED depending on the firmware configuration 26 LED4 I LED4 display segment that drives an external LED depending on the firmware configuration 27	2	PACK	IA, P						
Fig. 200	3	VCC	Р						
SPOUND Condition. Condition. PMS I CPEC-HARGE mode setting input. Connect to PACK to enable 0-V precharge using charge FET connected at CHG pin. Connect to VSS to disable 0 V pre-charge using charge FET connected at CHG pin. Connect at least a 2.2-μF capacitor to REG33 and VSS. P Negative supply voltage input. Connect at least a 2.2-μF capacitor to REG33 and VSS. TOTAL P International voltage multiplexer and amplifier output. Connect a 0.1-μF capacitor to VCELL+ and VSS. Alert output. In case of short circuit condition, overload condition and watchdog time out this pin will be triggered. ALERT OD Alert output. In case of short circuit condition, overload condition and watchdog time out this pin will be triggered. Not used—leave floating NC — Not used—leave floating 13 NC — Not used—leave floating 14 TS1 IA 1 st Thermistor voltage input connection to monitor temperature NC — Not used—leave floating MBus data open-drain bidirectional pin used to transfer address and data to and from the bg34/250 MBus data open-drain bidirectional pin used to transfer address and data to and from the bg34/250 SMBC I/OD Single-write bidirectional pin used to clock the data transfer to and from the bg34/250 TOTAL DISSP I Display control for the LEDs. This pin is typically connected to VCC via a 100-kΩ resistor and a push button switch connected to VSS. P Negative supply voltage input. Connect all VSS pins together for operation of device. LED1 I LED1 display segment that drives an external LED depending on the firmware configuration LED4 display segment that drives an external LED depending on the firmware configuration because LED3 I LED4 display segment that drives an external LED depending on the firmware configuration operation. Connect of RESET for correct operation of device. LED3 I LED4 display segment that drives an external LED depending on the firmware configuration operation. Connect of RESET for correct operation of device. REG25 P 2-5-V regulator output. Connect at least a 1-mF capacitor to REG25 an	4	ZVCHG	0	P-CH pre-charge FET gate drive					
Connected at CHG pin. Connect to VSS to disable 0 V pre-charge using charge FET connected at CHG pin. CHG pin.	5	GPOD	OD						
8 REG33 P 3.3-V regulator output. Connect at least a 2.2-µF capacitor to REG33 and VSS. 9 TOUT P Thermistor bias supply output 10 VCELL+ 10 Internal cell voltage multiplexer and amplifier output. Connect a 0.1-µF capacitor to VCELL+ and VSS. 11 ALERT OD Entriggered. 12 NC — Not used—leave floating 13 NC — Not used—leave floating 14 TS1 IA 1st Thermistor voltage input connection to monitor temperature 15 NC — Not used—leave floating 16 DQ I/OD Single-wire bidirectional DQ interface 17 NC — Not used—leave floating 18 SMBD I/OD Single-wire bidirectional DQ interface 19 NC — Not used—leave floating 19 NC — Not used—leave floating 20 SMBC I/OD SMBus data open-drain bidirectional pin used to transfer address and data to and from the bg442950 19 NC — Not used—leave floating 20 SMBC I/OD SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bg442950 21 DISP I Display control for the LEDs. This pin is typically connected to VCC via a 100-kΩ resistor and a push button switch connected to VSS. 22 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 23 LED1 I LED1 display segment that drives an external LED depending on the firmware configuration 24 LED2 I LED2 display segment that drives an external LED depending on the firmware configuration 25 LED3 I LED3 display segment that drives an external LED depending on the firmware configuration 26 LED4 I LED5 display segment that drives an external LED depending on the firmware configuration 27 LED5 I LED5 display segment that drives an external LED depending on the firmware configuration 28 GSRP IA Coulomb counter differential input. Connect to one side of the sense resistor. 30 MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. 31 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 32 REG25 P 2.5-V regulator output. Connect all VSS pins together for o	6	PMS	I	connected at CHG pin. Connect to VSS to disable 0 V pre-charge using charge FET connected at					
9 TOUT P Thermistor bias supply output 10 VCELL+ — Internal cell voltage multiplexer and amplifier output. Connect a 0.1-μF capacitor to VCELL+ and VSE. 11 ALERT OD Alert output. In case of short circuit condition, overload condition and watchdog time out this pin will be triggered. 12 NC — Not used—leave floating 13 NC — Not used—leave floating 14 TS1 IA 1st Thermistor voltage input connection to monitor temperature 15 NC — Not used—leave floating 16 DQ I/OD Single-wire bidirectional DQ interface 17 NC — Not used—leave floating 18 SMBD I/OD Single-wire bidirectional DQ interface 17 NC — Not used—leave floating 18 SMBD I/OD Single-wire bidirectional DQ interface 19 NC — Not used—leave floating 20 SMBC I/OD SiMBus data open-drain bidirectional pin used to transfer address and data to and from the bg34z950 21 DISP I Simpley control for the LEDs. This pin is typically connected to VCC via a 100-kΩ resistor and a push button switch connected to VSS. 22 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 23 LED1 I LED1 display segment that drives an external LED depending on the firmware configuration 24 LED2 I LED2 display segment that drives an external LED depending on the firmware configuration 25 LED3 I LED3 display segment that drives an external LED depending on the firmware configuration 26 LED4 I LED4 display segment that drives an external LED depending on the firmware configuration 27 LED5 I LED3 display segment that drives an external LED depending on the firmware configuration 28 GSRP IA Coulomb counter differential input. Connect to one side of the sense resistor. 30 MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. 31 REG5 P Negative supply voltage input. Connect all vSS pins together for operation of device. 32 REG25 P Negative supply voltage input. Connect all VSS pins together for operation of device. 33 RESET O Reset output. Connect all VSS pin	7	VSS	Р	Negative supply voltage input. Connect all VSS pins together for operation of device.					
Internal cell voltage multiplexer and amplifier output. Connect a 0.1-μF capacitor to VCELL+ and VSS.	8	REG33	Р	3.3-V regulator output. Connect at least a 2.2-µF capacitor to REG33 and VSS.					
Veellage	9	TOUT	Р	Thermistor bias supply output					
be triggered. NC — Not used—leave floating 14 TS1 IA 1 st Thermistor voltage input connection to monitor temperature 15 NC — Not used—leave floating 16 DQ I/OD Single-wire bidirectional DQ interface 17 NC — Not used—leave floating 18 SMBD I/OD Single-wire bidirectional DQ interface 17 NC — Not used—leave floating 18 SMBD I/OD Single-wire bidirectional DQ interface 19 NC — Not used—leave floating 20 SMBC I/OD SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq34z950 21 DISP I Display control for the LEDs. This pin is typically connected to VCC via a 100-kΩ resistor and a push button switch connected to VSS. 22 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 23 LED1 I LED1 display segment that drives an external LED depending on the firmware configuration 24 LED2 I LED2 display segment that drives an external LED depending on the firmware configuration 25 LED3 I LED4 display segment that drives an external LED depending on the firmware configuration 26 LED4 I LED4 display segment that drives an external LED depending on the firmware configuration 27 LED5 I LED5 display segment that drives an external LED depending on the firmware configuration 28 GSRP IA Coulomb counter differential input. Connect to one side of the sense resistor. 30 MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. 32 REG25 P 2.5-V regulator output. Connect all VSS pins together for operation of device. 33 RBI P RAM/Register backup input. Connect all VSS pins together for operation of device. 34 VSS P Negative supply voltage input. Connect a capacitor to this pin and VSS to protect loss of RAM/Register data in case of short circuit condition. 34 VSS P Regative supply voltage input. Connect all VSS pins together for operation of device.	10	VCELL+	_						
13 NC — Not used—leave floating 14 TS1 IA 1st Thermistor voltage input connection to monitor temperature 15 NC — Not used—leave floating 16 DQ I/OD Single-wire bidirectional DQ interface 17 NC — Not used—leave floating 18 SMBD I/OD SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq34z950 19 NC — Not used—leave floating 20 SMBC I/OD SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq34z950 21 DISP I Display control for the LEDs. This pin is typically connected to VCC via a 100-kΩ resistor and a push button switch connected to VSS. 22 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 23 LED1 I LED1 display segment that drives an external LED depending on the firmware configuration 24 LED2 I LED2 display segment that drives an external LED depending on the firmware configuration 25 LED3 I LED3 display segment that drives an external LED depending on the firmware configuration 26 LED4 I LED4 display segment that drives an external LED depending on the firmware configuration 27 LED5 I LED5 display segment that drives an external LED depending on the firmware configuration 28 GSRP IA Coulomb counter differential input. Connect to one side of the sense resistor. 30 MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. 31 REG25 P 2.5-V regulator output. Connect at least a 1-mF capacitor to REG25 and VSS. 33 RBI P RAM/Register backup input. Connect at least a 1-mF capacitor to REG25 and VSS. 34 VSS P Negative supply voltage input. Connect at least a 1-mF capacitor to Reset for operation of device. 35 RESET O Regative supply voltage input. Connect at least a 1-mF capacitor to the sense resistor.	11	ALERT	OD						
14 TS1 IA 1st Thermistor voltage input connection to monitor temperature 15 NC — Not used—leave floating 16 DQ I/OD Single-wire bidirectional DQ interface 17 NC — Not used—leave floating 18 SMBD I/OD SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq34z950 19 NC — Not used—leave floating 20 SMBC I/OD SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq34z950 21 DISP I Display control for the LEDs. This pin is typically connected to VCC via a 100-kΩ resistor and a push button switch connected to VSS. 22 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 23 LED1 I LED1 display segment that drives an external LED depending on the firmware configuration 24 LED2 I LED2 display segment that drives an external LED depending on the firmware configuration 25 LED3 I LED3 display segment that drives an external LED depending on the firmware configuration 26 LED4 I LED4 display segment that drives an external LED depending on the firmware configuration 27 LED5 I LED5 display segment that drives an external LED depending on the firmware configuration 28 GSRP IA Coulomb counter differential input. Connect to one side of the sense resistor. 30 MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. 31 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 32 REG25 P 2.5-V regulator output. Connect all east a 1-mF capacitor to REG25 and VSS. 33 RBI P RAM/Register backup input. Connect all VSS pins together for operation of device. 34 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 35 RESET O Reset output. Connect to MSRT.	12	NC	_	Not used—leave floating					
15 NC — Not used—leave floating 16 DQ I/OD Single-wire bidirectional DQ interface 17 NC — Not used—leave floating 18 SMBD I/OD SMBus data open-drain bidirectional pin used to transfer address and data to and from the bg34z950 19 NC — Not used—leave floating 20 SMBC I/OD SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bg34z950 21 DISP I Display control for the LEDs. This pin is typically connected to VCC via a 100-kΩ resistor and a push button switch connected to VSS. 22 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 23 LED1 I LED1 display segment that drives an external LED depending on the firmware configuration 24 LED2 I LED2 display segment that drives an external LED depending on the firmware configuration 25 LED3 I LED3 display segment that drives an external LED depending on the firmware configuration 26 LED4 I LED4 display segment that drives an external LED depending on the firmware configuration 27 LED5 I LED5 display segment that drives an external LED depending on the firmware configuration 28 GSRP IA Coulomb counter differential input. Connect to one side of the sense resistor. 30 MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. 31 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 32 REG25 P 2.5-V regulator output. Connect all east a 1-mF capacitor to REG25 and VSS. 33 RBI P RAM/Register backup input. Connect all PSS pins together for operation of device. 34 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 35 RESET O Reset output. Connect to MSRT.	13	NC	_	Not used—leave floating					
16 DQ I/OD Single-wire bidirectional DQ interface 17 NC — Not used—leave floating 18 SMBD I/OD SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq34z950 19 NC — Not used—leave floating 20 SMBC I/OD SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq34z950 21 DISP I Display control for the LEDs. This pin is typically connected to VCC via a 100-kΩ resistor and a push button switch connected to VSS. 22 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 23 LED1 I LED1 display segment that drives an external LED depending on the firmware configuration 24 LED2 I LED2 display segment that drives an external LED depending on the firmware configuration 25 LED3 I LED3 display segment that drives an external LED depending on the firmware configuration 26 LED4 I LED4 display segment that drives an external LED depending on the firmware configuration 27 LED5 I LED5 display segment that drives an external LED depending on the firmware configuration 28 GSRP IA Coulomb counter differential input. Connect to one side of the sense resistor. 30 MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. 31 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 32 REG25 P 2.5-V regulator output. Connect at least a 1-mF capacitor to REG25 and VSS. 33 RBI P RAM/Register backup input. Connect all VSS pins together for operation of device. 34 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 35 RESET O Reset output. Connect to MSRT.	14	TS1	IA	1 st Thermistor voltage input connection to monitor temperature					
17 NC — Not used—leave floating 18 SMBD I/OD SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq34z950 19 NC — Not used—leave floating 20 SMBC I/OD SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq34z950 21 DISP I Display control for the LEDs. This pin is typically connected to VCC via a 100-kΩ resistor and a push button switch connected to VSS. 22 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 23 LED1 I LED1 display segment that drives an external LED depending on the firmware configuration 24 LED2 I LED2 display segment that drives an external LED depending on the firmware configuration 25 LED3 I LED3 display segment that drives an external LED depending on the firmware configuration 26 LED4 I LED4 display segment that drives an external LED depending on the firmware configuration 27 LED5 I LED5 display segment that drives an external LED depending on the firmware configuration 28 GSRP IA Coulomb counter differential input. Connect to one side of the sense resistor. 29 GSRN IA Coulomb counter differential input. Connect to one side of the sense resistor. 30 MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. 31 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 32 REG25 P 2.5-V regulator output. Connect all east a 1-mF capacitor to REG25 and VSS. 33 RBI P RAM/Register data in case of short circuit condition. 34 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 35 RESET O Reset output. Connect to MSRT.	15	NC	_	Not used—leave floating					
SMBD I/OD SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq34z950 NC — Not used—leave floating SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq34z950 Display control for the LEDs. This pin is typically connected to VCC via a 100-kΩ resistor and a push button switch connected to VSS. VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. LED1 I LED1 display segment that drives an external LED depending on the firmware configuration LED2 I LED3 display segment that drives an external LED depending on the firmware configuration LED4 LED4 I LED5 display segment that drives an external LED depending on the firmware configuration LED5 I LED5 display segment that drives an external LED depending on the firmware configuration LED5 display segment that drives an external LED depending on the firmware configuration LED5 display segment that drives an external LED depending on the firmware configuration ED5 display segment that drives an external LED depending on the firmware configuration ED5 display segment that drives an external LED depending on the firmware configuration ED5 display segment that drives an external LED depending on the firmware configuration ED5 display segment that drives an external LED depending on the firmware configuration MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. REG25 P 2.5-V regulator output. Connect all VSS pins together for operation of device. RAM/Register backup input. Connect all east a 1-mF capacitor to REG25 and VSS. RAM/Register data in case of short circuit condition. RESET O Reset output. Connect to MSRT.	16	DQ	I/OD	Single-wire bidirectional DQ interface					
19 NC	17	NC	_	Not used—leave floating					
20 SMBC I/OD SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq34z950 21 DISP I Display control for the LEDs. This pin is typically connected to VCC via a 100-kΩ resistor and a push button switch connected to VSS. 22 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 23 LED1 I LED1 display segment that drives an external LED depending on the firmware configuration 24 LED2 I LED2 display segment that drives an external LED depending on the firmware configuration 25 LED3 I LED3 display segment that drives an external LED depending on the firmware configuration 26 LED4 I LED4 display segment that drives an external LED depending on the firmware configuration 27 LED5 I LED5 display segment that drives an external LED depending on the firmware configuration 28 GSRP IA Coulomb counter differential input. Connect to one side of the sense resistor. 29 GSRN IA Coulomb counter differential input. Connect to one side of the sense resistor. 30 MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. 31 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 32 REG25 P 2.5-V regulator output. Connect at least a 1-mF capacitor to REG25 and VSS. 33 RBI P RAM/Register backup input. Connect at least a 1-mF capacitor to REG25 and VSS. 34 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 35 RESET O Reset output. Connect to MSRT. 36 ASRN IA Short circuit and overload detection differential input. Connect to the sense resistor.	18	SMBD	I/OD						
DISP I Display control for the LEDs. This pin is typically connected to VCC via a 100-kΩ resistor and a push button switch connected to VSS. P Negative supply voltage input. Connect all VSS pins together for operation of device. 23	19	NC	_	Not used—leave floating					
Push button switch connected to VSS. P	20	SMBC	I/OD	SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq34z950					
LED1 I LED1 display segment that drives an external LED depending on the firmware configuration LED2 I LED2 display segment that drives an external LED depending on the firmware configuration LED3 I LED3 display segment that drives an external LED depending on the firmware configuration LED4 I LED4 display segment that drives an external LED depending on the firmware configuration LED5 I LED5 display segment that drives an external LED depending on the firmware configuration LED5 I LED5 display segment that drives an external LED depending on the firmware configuration RESP IA Coulomb counter differential input. Connect to one side of the sense resistor. Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. Negative supply voltage input. Connect all VSS pins together for operation of device. REG25 P 2.5-V regulator output. Connect at least a 1-mF capacitor to REG25 and VSS. RBI P RAM/Register backup input. Connect a capacitor to this pin and VSS to protect loss of RAM/Register data in case of short circuit condition. RESET O Reset output. Connect all VSS pins together for operation of device. RESET O Reset output. Connect all VSS pins together for operation of device.	21	DISP	I						
LED2 I LED2 display segment that drives an external LED depending on the firmware configuration LED3 I LED3 display segment that drives an external LED depending on the firmware configuration LED4 I LED4 display segment that drives an external LED depending on the firmware configuration LED5 I LED5 display segment that drives an external LED depending on the firmware configuration LED5 display segment that drives an external LED depending on the firmware configuration LED5 display segment that drives an external LED depending on the firmware configuration RESET or Coulomb counter differential input. Connect to one side of the sense resistor. MRST I Coulomb counter differential input. Connect to one side of the sense resistor. MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. Negative supply voltage input. Connect all VSS pins together for operation of device. REG25 P 2.5-V regulator output. Connect at least a 1-mF capacitor to REG25 and VSS. RAM/Register backup input. Connect a capacitor to this pin and VSS to protect loss of RAM/Register data in case of short circuit condition. RESET O Reset output. Connect all VSS pins together for operation of device. RESET O Reset output. Connect to MSRT. Short circuit and overload detection differential input. Connect to the sense resistor.	22	VSS	Р	Negative supply voltage input. Connect all VSS pins together for operation of device.					
LED3 I LED3 display segment that drives an external LED depending on the firmware configuration LED4 I LED4 display segment that drives an external LED depending on the firmware configuration LED5 I LED5 display segment that drives an external LED depending on the firmware configuration LED5 display segment that drives an external LED depending on the firmware configuration RESET I LED5 display segment that drives an external LED depending on the firmware configuration LED5 display segment that drives an external LED depending on the firmware configuration LED5 display segment that drives an external LED depending on the firmware configuration LED5 display segment that drives an external LED depending on the firmware configuration LED5 display segment that drives an external LED depending on the firmware configuration LED4 display segment that drives an external LED depending on the firmware configuration LED5 display segment that drives an external LED depending on the firmware configuration LED4 display segment that drives an external LED depending on the firmware configuration LED4 display segment that drives an external LED depending on the firmware configuration LED4 display segment that drives an external LED depending on the firmware configuration LED5 display segment that drives an external LED depending on the firmware configuration LED5 display segment that drives an external LED depending on the firmware configuration LED6 display segment that drives an external LED depending on the firm set configuration LED6 display segment that drives an external LED depending on the firm set configuration LED6 display segment that drives an external LED depending on the firm set configuration LED6 display segment that drives an external LED depending on the firm set configuration LED6 display segment that drives an external LED depending on the firm set configuration LED6 depending on the firm set configuration LED6 depending on the firm set configuration LED6 depending on the firm set conf	23	LED1	I	LED1 display segment that drives an external LED depending on the firmware configuration					
LED4 I LED4 display segment that drives an external LED depending on the firmware configuration LED5 I LED5 display segment that drives an external LED depending on the firmware configuration LED5 display segment that drives an external LED depending on the firmware configuration REST I LED5 display segment that drives an external LED depending on the firmware configuration Coulomb counter differential input. Connect to one side of the sense resistor. Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. Negative supply voltage input. Connect all VSS pins together for operation of device. REG25 P 2.5-V regulator output. Connect at least a 1-mF capacitor to REG25 and VSS. RBI P RAM/Register backup input. Connect a capacitor to this pin and VSS to protect loss of RAM/Register data in case of short circuit condition. NSS P Negative supply voltage input. Connect all VSS pins together for operation of device. RESET O Reset output. Connect to MSRT. Short circuit and overload detection differential input. Connect to the sense resistor.	24	LED2	- 1	LED2 display segment that drives an external LED depending on the firmware configuration					
LED5 I LED5 display segment that drives an external LED depending on the firmware configuration 28 GSRP IA Coulomb counter differential input. Connect to one side of the sense resistor. 29 GSRN IA Coulomb counter differential input. Connect to one side of the sense resistor. 30 MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. 31 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 32 REG25 P 2.5-V regulator output. Connect at least a 1-mF capacitor to REG25 and VSS. 33 RBI P RAM/Register backup input. Connect a capacitor to this pin and VSS to protect loss of RAM/Register data in case of short circuit condition. 34 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 35 RESET O Reset output. Connect to MSRT. 36 ASRN IA Short circuit and overload detection differential input. Connect to the sense resistor.	25	LED3	1	LED3 display segment that drives an external LED depending on the firmware configuration					
GSRP IA Coulomb counter differential input. Connect to one side of the sense resistor. GSRN IA Coulomb counter differential input. Connect to one side of the sense resistor. MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. Negative supply voltage input. Connect all VSS pins together for operation of device. REG25 P 2.5-V regulator output. Connect at least a 1-mF capacitor to REG25 and VSS. RBI P RAM/Register backup input. Connect a capacitor to this pin and VSS to protect loss of RAM/Register data in case of short circuit condition. Negative supply voltage input. Connect all VSS pins together for operation of device. RESET O Reset output. Connect to MSRT. Short circuit and overload detection differential input. Connect to the sense resistor.	26	LED4	1	LED4 display segment that drives an external LED depending on the firmware configuration					
GSRN IA Coulomb counter differential input. Connect to one side of the sense resistor. 30 MRST I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. 31 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 32 REG25 P 2.5-V regulator output. Connect at least a 1-mF capacitor to REG25 and VSS. 33 RBI P RAM/Register backup input. Connect a capacitor to this pin and VSS to protect loss of RAM/Register data in case of short circuit condition. 34 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 35 RESET O Reset output. Connect to MSRT. 36 ASRN IA Short circuit and overload detection differential input. Connect to the sense resistor.	27	LED5	- 1	LED5 display segment that drives an external LED depending on the firmware configuration					
I Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device. 31 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 32 REG25 P 2.5-V regulator output. Connect at least a 1-mF capacitor to REG25 and VSS. 33 RBI P RAM/Register backup input. Connect a capacitor to this pin and VSS to protect loss of RAM/Register data in case of short circuit condition. 34 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 35 RESET O Reset output. Connect to MSRT. 36 ASRN IA Short circuit and overload detection differential input. Connect to the sense resistor.	28	GSRP	IA	Coulomb counter differential input. Connect to one side of the sense resistor.					
operation. Connect to RESET for correct operation of device. 1	29	GSRN	IA	Coulomb counter differential input. Connect to one side of the sense resistor.					
32 REG25 P 2.5-V regulator output. Connect at least a 1-mF capacitor to REG25 and VSS. 33 RBI P RAM/Register backup input. Connect a capacitor to this pin and VSS to protect loss of RAM/Register data in case of short circuit condition. 34 VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. 35 RESET O Reset output. Connect to MSRT. 36 ASRN IA Short circuit and overload detection differential input. Connect to the sense resistor.	30	MRST	1						
RAM/Register backup input. Connect a capacitor to this pin and VSS to protect loss of RAM/Register data in case of short circuit condition. VSS P Negative supply voltage input. Connect all VSS pins together for operation of device. RESET O Reset output. Connect to MSRT. ASRN IA Short circuit and overload detection differential input. Connect to the sense resistor.	31	VSS	Р	Negative supply voltage input. Connect all VSS pins together for operation of device.					
RAM/Register data in case of short circuit condition. RAM/Register data in case of short circuit condition. RAM/Register data in case of short circuit condition. P Negative supply voltage input. Connect all VSS pins together for operation of device. RESET O Reset output. Connect to MSRT. ASRN IA Short circuit and overload detection differential input. Connect to the sense resistor.	32	REG25	Р						
35 RESET O Reset output. Connect to MSRT. 36 ASRN IA Short circuit and overload detection differential input. Connect to the sense resistor.	33	RBI	Р						
35 RESET O Reset output. Connect to MSRT. 36 ASRN IA Short circuit and overload detection differential input. Connect to the sense resistor.	34	VSS	Р	Negative supply voltage input. Connect all VSS pins together for operation of device.					
36 ASRN IA Short circuit and overload detection differential input. Connect to the sense resistor.	35	RESET	0						
· ·	36		IA	·					
	37		IA	•					

 $(1) \quad I = Input, \ IA = Analog \ input, \ I/O = Input/Open-drain \ output, \ O = Output, \ OA = Analog \ output, \ P = Power$



TERMINAL FUNCTIONS (continued)

TEF	RMINAL	I/O ⁽¹⁾	DESCRIPTION
NO.	NAME	1/0(*)	DESCRIPTION
38	VC5	IA, P	Cell voltage sense input and cell balancing input for the negative voltage of the bottom cell in the cell stack.
39	VC4	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the bottom cell and the negative voltage of the second lowest cell in the cell stack.
40	VC3	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the second lowest cell in the cell stack and the negative voltage of the second highest cell in 4-series cell applications.
41	VC2	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the second highest cell and the negative voltage of the highest cell in 4-series cell applications. Connect to VC3 in the 2-series cell stack applications.
42	VC1	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the highest cell in cell stack in 4-series cell applications. Connect to VC2 in 3- or 2-series cell stack applications.
43	BAT	I, P	Battery stack voltage sense input
44	CHG	0	High side N-CH charge FET gate drive

ABSOLUTE MAXIMUM RATINGS

Over-operating free-air temperature (unless otherwise noted) (1)

		PIN	UNIT
		BAT, VCC	–0.3 V to 34 V
		PACK, PMS	–0.3 V to 34 V
V_{SS}	Supply voltage range	VC(n)-VC(n+1); n = 1, 2, 3, 4	–0.3 V to 8.5 V
		VC1, VC2, VC3, VC4	–0.3 V to 34 V
		VC5	–0.3 V to 1 V
		DQ, SMBD, SMBC. LED1, LED2, LED3, LED4, LED5, DISP	–0.3 V to 6 V
V_{IN}	Input voltage range	TS1, VCELL+, ALERT	-0.3 V to V _(REG25) + 0.3 V
* IIN		MRST, GSRN, GSRP, RBI	-0.3 V to V _(REG25) + 0.3 V
		ASRN, ASRP	–1 V to 1 V
		DSG, CHG, GPOD	–0.3 V to 34 V
		ZVCHG	–0.3 V to V _(BAT)
V_{OUT}	Output voltage range	TOUT, ALERT, REG33	–0.3 V to 6 V
		RESET	–0.3 V to 7 V
		REG25	−0.3 V to 2.75 V
I _{SS}	Maximum combined sink current for input pins	DQ, SMBD, SMBC, LED1, LED2, LED3, LED4, LED5	50 mA
T _A	Operating free-air temperature range		-40°C to 85°C
T _F	Functional temperature		-40°C to 100°C
T _{stg}	Storage temperature range		-65°C to 150°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Over-operating free-air temperature range (unless otherwise noted)

		PIN	MIN	NOM	MAX	UNIT
V_{SS}	Supply voltage	VCC, BAT	4.5		25	V
V _(STARTUP)	Minimum startup voltage	VCC, BAT, PACK	5.5			V



RECOMMENDED OPERATING CONDITIONS (continued)

Over-operating free-air temperature range (unless otherwise noted)

		PIN	MIN	NOM I	MAX	UNIT
		VC(n)-VC(n+1); n = 1,2,3,4	0		5	V
		VC1, VC2, VC3, VC4	0		V_{SS}	V
$V_{\text{IN}} \text{Input voltage range} \begin{array}{c} V_{\text{C}(n)-\text{VC}(n+1); \ n=1,2,3,4} & 0 \\ \hline V_{\text{C1}}, \text{VC2}, \text{VC3}, \text{VC4} & 0 \\ \hline V_{\text{C5}} & 0 \\ \hline A_{\text{SRN}}, \text{ASRP} & -0.5 \\ \hline P_{\text{ACK}}, \text{PMS} & 0 \\ \hline V_{\text{(GPOD)}} \text{Output voltage range} & \text{GPOD} & 0 \\ \hline I_{\text{(GPOD)}} \text{Drain current}^{(1)} & \text{GPOD} \\ \hline C_{\text{(REG25)}} 2.5\text{-V LDO capacitor} & \text{REG25} & 1 \\ \hline C_{\text{(REG33)}} 3.3\text{-V LDO capacitor} & \text{REG33} & 2.2 \\ \hline C_{\text{(VCELL+)}} \text{Cell voltage output capacitor} & \text{VCELL+} & 0.1 \\ \hline \end{array}$	0		0.5	V		
		ASRN, ASRP	-0.5		0.5	V
		PACK, PMS	0		25	V
$V_{(GPOD)}$	Output voltage range	GPOD	0		25	V
I _(GPOD)	Drain current ⁽¹⁾	GPOD			1	mA
C _(REG25)	2.5-V LDO capacitor	REG25	1			μF
C _(REG33)	3.3-V LDO capacitor	REG33	2.2			μF
C _(VCELL+)	Cell voltage output capacitor	VCELL+	0.1			μF
R _(PACK)	PACK input block resistor ⁽²⁾	PACK	1			kΩ

⁽¹⁾ Use an external resistor to limit the current to GPOD to 1 mA in high voltage application.
(2) Use an external resistor to limit the in-rush current PACK pin required.

ELECTRICAL CHARACTERISTICS

Over-operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}\text{C}$ to 85°C, $V_{(REG25)} = 2.41 \text{ V}$ to 2.59 V, $V_{(RAT)} = 14 \text{ V}$. Correct = 1 UF. Correct = 2.2 UF: typical values at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUI	RRENT	1	<u> </u>			1
I _(NORMAL)	Firmware running			550		μA
(SLEEP)		CHG FET on; DSG FET on		124		μA
	SLEEP mode	CHG FET off; DSG FET on		90		μA
		CHG FET off; DSG FET off		52		μA
I _(SHUTDOWN)	SHUTDOWN mode			0.1	1	μA
SHUTDOWN	WAKE; T _A = 25°C (unless other	erwise noted)				•
I _(PACK)	Shutdown exit at V _{STARTUP} threshold				1	μA
SRx WAKE F	FROM SLEEP; T _A = 25°C (unles	ss otherwise noted)	<u> </u>			1
V _(WAKE)	Positive or negative wake threshold with 1.00 mV, 2.25 mV, 4.5-mV and 9-mV programmable options		1.25		10	mV
	Accuracy of V _(WAKE)	$V_{\text{(WAKE)}} = 1 \text{ mV};$ $I_{\text{(WAKE)}} = 0, \text{ RSNS1} = 0, \text{ RSNS0} = 1$	-0.7		0.7	
V		$ \begin{vmatrix} V_{(WAKE)} = 2.25 \text{ mV}; \\ I_{(WAKE)} = 1, \text{ RSNS1} = 0, \text{ RSNS0} = 1; \\ I_{(WAKE)} = 0, \text{ RSNS1} = 1, \text{ RSNS0} = 0 \end{vmatrix} $	-0.8		0.8	
V _(WAKE_ACR)		$V_{(WAKE)} = 4.5 \text{ mV};$ $I_{(WAKE)} = 1, \text{ RSNS1} = 1, \text{ RSNS0} = 1;$ $I_{(WAKE)} = 0, \text{ RSNS1} = 1, \text{ RSNS0} = 0$	-1.0		1.0	mV
		V _(WAKE) = 9 mV; I _(WAKE) = 1, RSNS1 = 1, RSNS0 = 1	-1.4		1.4	
V _(WAKE_TCO)	Temperature drift of V _(WAKE) accuracy			0.5		%/°C
t _(WAKE)	Time from application of current and wake of bq34z950			1	10	ms
WATCHDOG	TIMER					
t _{WDTINT}	Watchdog start up detect time		250	500	1000	ms
t _{WDWT}	Watchdog detect time		50	100	150	μs
2.5-V LDO; I ₍	_{REG33OUT)} = 0 mA; T _A = 25°C (ui	nless otherwise noted)				
V _(REG25)	Regulator output voltage	4.5 < VCC or BAT < 25 V; I _(REG250UT) ≤ 16 mA; T _A = -40°C to 100°C	2.41	2.5	2.59	V

Submit Documentation Feedback



ELECTRICAL CHARACTERISTICS (continued)

Over-operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}\text{C}$ to 85°C, $V_{(REG25)} = 2.41 \text{ V}$ to 2.59 V, $V_{(BAT)} = 14 \text{ V}$, $C_{(REG25)} = 1 \text{ }\mu\text{F}$, $C_{(REG33)} = 2.2 \text{ }\mu\text{F}$; typical values at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta V_{(REG25TEMP)}$	Regulator output change with temperature	$I_{(REG2SOUT)} = 2 \text{ mA};$ $T_A = -40^{\circ}\text{C to } 100^{\circ}\text{C}$		±0.2		%
$\Delta V_{(REG25LINE)}$	Line regulation	5.4 < VCC or BAT < 25 V; I _(REG250UT) = 2 mA		3	10	mV
ΔV _(REG25LOAD)	Load regulation	$0.2 \text{ mA} \le I_{(REG25OUT)} \le 2 \text{ mA}$		7	25	mV
△ V (REG25LOAD)	Load regulation	0.2 mA ≤ I _(REG25OUT) ≤ 16 mA		25	50	1111
I _(REG25MAX)	Current limit	Drawing current until REG25 = 2 V to 0 V	5	40	75	mA
3.3-V LDO; I _{(R}	_{EG25OUT)} = 0 mA; T _A = 25°C (u	inless otherwise noted)				
V _(REG33)	Regulator output voltage	4.5 < VCC or BAT $< 25 V$; $I_{(REG330UT)} \le 25 \text{ mA}$; $T_A = -40^{\circ}\text{C}$ to 100°C	3	3.3	3.6	V
ΔV _(REG33TEMP)	Regulator output change with temperature	$I_{(REG330UT)} = 2 \text{ mA};$ $T_A = -40^{\circ}\text{C to } 100^{\circ}\text{C}$		±0.2		%
ΔV _(REG33LINE)	Line regulation	5.4 < VCC or BAT < 25 V; I _(REG33OUT) = 2 mA		3	10	mV
۸\/	Load regulation	0.2 mA ≤ I _(REG33OUT) ≤ 2 mA		7	17	m-1/
$\Delta V_{(REG33LOAD)}$	Load regulation	0.2 mA ≤ I _(REG33OUT) ≤ 25 mA		40	100	mV
I _(REG33MAX)	Current limit	drawing current until REG33 = 3 V short REG33 to VSS, REG33 = 0 V	25 12	100	145 65	mA
THERMISTOR	DRIVE	31011 112 300 to 700, 112 300 = 0 7	12		00	
V _(TOUT)	Output voltage	I _(TOUT) = 0 mA; T _A = 25°C		V _(REG25)		V
R _{DS(on)}	TOUT pass element resistance	$I_{(TOUT)} = 1 \text{ mA; } R_{DS(on)} = (V_{(REG25)} - V_{(TOUT)}) / 1 \text{ mA; } T_A = -40^{\circ}\text{C} \text{ to } 100^{\circ}\text{C}$		50	100	Ω
LED OUTPUT		10 0 10 100 0				
V _{OL}	Output low voltage	LED1, LED2, LED3, LED4, LED5			0.4	V
	I VOLTAGE TRANSLATION	,,,,,				· ·
		VC(n) - VC(n+1) = 0 V; $T_A = -40^{\circ}C \text{ to } 100^{\circ}C$	0.950	0.975	1	
V _(VCELL+OUT)		VC(n) - VC(n+1) = 4.5 V; $T_A = -40^{\circ}C \text{ to } 100^{\circ}C$	0.275	0.3	0.375	
V _(VCELL+REF)	Translation output	Internal AFE reference voltage; T _A = -40°C to 100°C	0.965	0.975	0.985	V
V _(VCELL+PACK)		Voltage at PACK pin; $T_A = -40$ °C to 100°C	0.98 x V _(PACK) /18	V _(PACK) /18	1.02 × V _(PACK) /18	
V _(VCELL+BAT)		Voltage at BAT pin; $T_A = -40^{\circ}\text{C}$ to 100°C	0.98 × V _(BAT) /18	V _(BAT) /18	1.02 × V _(BAT) /18	
CMMR	COMMON mode rejection ratio	VCELL+	40			dB
		$ \begin{tabular}{ll} K= \{VCELL+ \ output \ (VC5=0 \ V; \ VC4=4.5 \ V) - VCELL+ \\ output \ (VC5=0 \ V; \ VC4=0 \ V)\}/4.5 \end{tabular} $	0.147	0.150	0.153	
K	Cell scale factor	K= {VCELL+ output (VC2=13.5 V; VC1=18 V) – VCELL+ output (VC5=13.5 V; VC1=13.5 V)}/4.5	0.147	0.150	0.153	
I _(VCELL+OUT)	Drive Current to VCELL+ capacitor	VC(n) - VC(n+1) = 0 V; VCELL+ = 0 V; $T_A = -40^{\circ}\text{C} \text{ to } 100^{\circ}\text{C}$	12	18		μΑ
V _(VCELL+O)	CELL offset error	CELL output (VC2 = VC1 = 18 V) - CELL output (VC2 = VC1 = 0 V)	-18	-1	18	mV
I _{VCnL}	VC(n) pin leakage current	VC1, VC2, VC3, VC4, VC5 = 3 V	-1	0.01	1	μΑ
CELL BALAN	CING					
R _{BAL}	internal cell balancing FET resistance	$R_{DS(on)}$ for internal FET switch at $V_{DS} = 2 \text{ V}$; $T_A = 25^{\circ}\text{C}$	200	400	600	Ω
HARDWARE	SHORT CIRCUIT AND OVERI	LOAD PROTECTION; T _A = 25°C (unless otherwise noted)				
		V _{OL} = 25 mV (min)	15	25	35	
$V_{(OL)}$	OL detection threshold voltage accuracy	V _{OL} = 100 mV; RSNS = 0, 1	90	100	110	mV
(OL)	voltage accuracy	V _{OL} = 205 mV (max)	185	205	225	



ELECTRICAL CHARACTERISTICS (continued)

Over-operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}\text{C}$ to 85°C, $V_{(REG25)} = 2.41 \text{ V}$ to 2.59 V, $V_{(BAT)} = 14 \text{ V}$, $C_{(REG25)} = 1 \text{ }\mu\text{F}$, $C_{(REG33)} = 2.2 \text{ }\mu\text{F}$; typical values at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

(BAT)	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V _(SCC) = 50 mV (mi	n)	30	50	70	
V _(SCC)	SCC detection threshold	V _(SCC) = 200 mV; R		180	200	220	mV
()	voltage accuracy	V _(SCC) = 475 mV (m		428	475	523	
		$V_{(SCD)} = -50 \text{ mV (m)}$		-30	-50	-70	
V _(SCD)	SCD detection threshold	$V_{(SCD)} = -200 \text{ mV};$		-180	-200	-220	mV
(002)	voltage accuracy	$V_{(SCD)} = -475 \text{ mV} ($		-428	-475	-523	
t _{da}	Delay time accuracy	(002)	•		±15.25		μs
t _{pd}	Protection circuit propagation delay				50		μs
FET DRIVE	CIRCUIT; T _A = 25°C (unless ot	herwise noted)		I			
V _(DSGON)	DSG pin output on voltage	$V_{(DSGON)} = V_{(DSG)} - V_{(GS)}$ connected to $T_A = -40$ °C to 100°	$V_{(PACK)};$ 10 M $\Omega;$ DSG and CHG on; C	8	12	16	V
V _(CHGON)	CHG pin output on voltage	$V_{(CHGON)} = V_{(CHG)} - V_{(GS)} = 10 \text{ M}\Omega; DSO $ $T_A = -40^{\circ}\text{C to } 100^{\circ}$	G and CHG on;	8	12	16	V
V _(DSGOFF)	DSG pin output off voltage	$V_{(DSGOFF)} = V_{(DSG)}$	- V _(PACK)			0.2	V
V _(CHGOFF)	CHG pin output off voltage	V _(CHGOFF) = V _(CHG) -	- V _(BAT)			0.2	٧
	D' d'	0 4700 5	V _(CHG) : V _(PACK) ≥ V _(PACK) + 4 V		400	1000	
t _r	Rise time	C _L = 4700 pF	V _(DSG) : V _(BAT) ≥V _(BAT) + 4V		400	1000	μs
t _f	Fall time	C _L = 4700pF	$V_{(CHG)}$: $V_{(PACK)} + V_{(CHGON)} \ge V_{(PACK)} + 1$		40	200	μs
			$V_{(DSG)}$: VC1 + $V_{(DSGON)} \ge$ VC1 + 1 V		40	200	
V _(ZVCHG)	ZVCHG clamp voltage	BAT = 4.5 V		3.3	3.5	3.7	V
LOGIC; T _A =	= -40°C to 100°C (unless other	wise noted)		•			•
Б	latana da cillona accietara a	ALERT RESET		60	100	200	1.0
K(PULLUP)	(PULLUP) Internal pullup resistance			1	3	6	kΩ
		ALERT				0.2	
V _{OL}	Logic low output voltage level	$\overline{\text{RESET}}$; V _(BAT) = 7 V; V _(REG25) = 1.5 V; I _(RESET) = 200 μA GPOD; I _(GPOD) = 50 μA				0.4	V
	10101					0.6	
LOGIC SME	BC, SMBD, DQ, ALERT, DISP						
V _{IH}	High-level input voltage			2.0			V
V _{IL}	Low-level input voltage					0.8	V
V _{OH}	Output voltage high (1)	$I_{L} = -0.5 \text{ mA}$		V _{REG25} -0.5			V
V _{OL}	Low-level output voltage	DQ, ALERT, DISP;	I _L = 7 mA;			0.4	V
Cı	Input capacitance				5		pF
I _{lkg}	Input leakage current					1	μA
ADC ⁽²⁾							
	Input voltage range	TS1, using Internal	V _{ref}	-0.2		1	V
	Conversion time				31.5		ms
	Resolution (no missing codes)			16			bits
	Effective resolution			14	15		bits
	Integral nonlinearity					±0.03	%FSR ⁽³⁾
	Offset error ⁽⁴⁾				140	250	μV
	Offset error drift ⁽⁴⁾	T _A = 25°C to 85°C			2.5	18	μV/°C
	Full-scale error ⁽⁵⁾				±0.1%	±0.7%	<u> </u>
	Full-scale error drift				50		PPM/°C
				l			

- RC[0:7] bus
- Unless otherwise specified, the specification limits are valid at all measurement speed modes.
- Full-scale reference
- Post-calibration performance and no I/O changes during conversion with SRN as the ground reference.

Product Folder Links: bq34z950

(5) Uncalibrated performance. This gain error can be eliminated with external calibration.

Submit Documentation Feedback



ELECTRICAL CHARACTERISTICS (continued)

Over-operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}\text{C}$ to 85°C, $V_{(REG25)} = 2.41 \text{ V}$ to 2.59 V, $V_{(RAT)} = 14 \text{ V}$, $C_{(REG25)} = 1 \text{ } \mu\text{F}$, $C_{(REG33)} = 2.2 \text{ } \mu\text{F}$; typical values at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Effective input resistance (6)		8			МΩ
COULOMB	COUNTER		·			
	Input voltage range		-0.20		0.20	V
	Conversion time	Single conversion		250		ms
	Effective resolution	Single conversion	15			bits
	1. (1 P %	-0.1 V to 0.20 V		±0.007	±0.034	0/ 500
	Integral nonlinearity	-0.20 V to -0.1 V		±0.007		%FSR
	Offset error (7)	T _A = 25°C to 85°C		10		μV
	Offset error drift			0.4	0.7	μV/°C
	Full-scale error ⁽⁸⁾ (9)			±0.35%		
	Full-scale error drift			150		PPM/°C
	Effective input resistance ⁽¹⁰⁾	T _A = 25°C to 85°C	2.5			МΩ
INTERNAL	TEMPERATURE SENSOR					
V _(TEMP)	Temperature sensor voltage ⁽¹¹⁾			-2.0		mV/°C
VOLTAGE I	REFERENCE					
	Output voltage		1.215	1.225	1.230	V
	Output voltage drift			65		PPM/°C
HIGH FREC	QUENCY OSCILLATOR					
f _(OSC)	Operating frequency			4.194		MHz
	Frequency error (12) (13)		-3%	0.25%	3%	
$f_{(EIO)}$	Frequency error (1-) (10)	T _A = 20°C to 70°C	-2%	0.25%	2%	
t _(SXO)	Start-up time ⁽¹⁴⁾			2.5	5	ms
LOW FREQ	UENCY OSCILLATOR					
f _(LOSC)	Operating frequency			32.768		kHz
	C(13) (15)		-2.5%	0.25%	2.5%	
$f_{(LEIO)}$	Frequency error ⁽¹³⁾ (15)	T _A = 20°C to 70°C	-1.5%	0.25%	1.5%	
t _(LSXO)	Start-up time ⁽¹⁴⁾				500	μs


- (6) The A/D input is a switched-capacitor input. Since the input is switched, the effective input resistance is a measure of the average resistance.
- (7) Post-calibration performance
- (8) Reference voltage for the coulomb counter is typically $V_{ret}/3.969$ at $V_{(REG25)} = 2.5$ V, $T_A = 25$ °C.
- (9) Uncalibrated performance. This gain error can be eliminated with external calibration.
- (10) The CC input is a switched capacitor input. Since the input is switched, the effective input resistance is a measure of the average resistance.
- (11) -53.7 LSB/°C
- (12) The frequency error is measured from 4.194 MHz.
- (13) The frequency drift is included and measured from the trimmed frequency at $V_{(REG25)} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.
- (14) The startup time is defined as the time it takes for the oscillator output frequency to be $\pm 3\%$.
- (15) The frequency error is measured from 32.768 kHz.

POWER-ON RESET

Over-operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}\text{C}$ to 85°C, $V_{(REG25)} = 2.41 \text{ V}$ to 2.59 V, $V_{(BAT)} = 14 \text{ V}$, $C_{(REG25)} = 1 \text{ }\mu\text{F}$, $C_{(REG33)} = 2.2 \text{ }\mu\text{F}$; typical values at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT-	Negative-going voltage input		1.7	1.8	1.9	V
VHYS	Power-on reset hysteresis		5	125	200	mV
t _{RST}	RESET active low time	Active low time after power up or watchdog reset	100	250	560	μs





DATA FLASH CHARACTERISTICS OVER RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Typical values at $T_A = 25$ °C and $V_{(REG25)} = 2.5$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Data retention		10			Years
	Flash programming write-cycles		20k			Cycles
t _(ROWPROG)	Row programming time	See ⁽¹⁾			2	ms
t _(MASSERASE)	Mass-erase time				200	ms
t _(PAGEERASE)	Page-erase time				20	ms
I _(DDPROG)	Flash-write supply current			5	10	mA
I _(DDERASE)	Flash-erase supply current			5	10	mA
RAM/REGIS	TER BACKUP					
-	DD data retention input current	$V_{(RBI)} > V_{(RBI)MIN}$, $V_{REG25} < V_{IT-}$, $T_A = 85$ °C		1000	2500	~ ^
I _(RB)	RB data-retention input current	$V_{(RBI)} > V_{(RBI)MIN}$, $V_{REG25} < V_{IT-}$, $T_A = 25$ °C		90	220	nA
V _(RB)	RB data-retention input voltage ⁽¹⁾		1.7			V

⁽¹⁾ Specified by design. Not production tested.

SMBus TIMING CHARACTERISTICS

 $T_A = -40$ °C to 85°C Typical Values at $T_A = 25$ °C and $V_{REG25} = 2.5$ V (Unless Otherwise Noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _(SMB)	SMBus operating frequency	SLAVE mode, SMBC 50% duty cycle	10		100	kHz
f _(MAS)	SMBus master clock frequency	MASTER mode, No clock low slave extend		51.2		kHz
t _(BUF)	Bus free time between start and stop (see Figure 1)		4.7			μs
t _(HD:STA)	Hold time after (repeated) start (see Figure 1)		4			μs
t _(SU:STA)	Repeated start setup time (see Figure 1)		4.7			μs
t _(SU:STO)	Stop setup time (see Figure 1)		4			μs
t _(HD:DAT)	Data hald time (and Figure 4)	RECEIVE mode	0			ns
Data hold time (see Figure 1)		TRANSMIT mode	300			




SMBus TIMING CHARACTERISTICS (continued)

 $T_A = -40$ °C to 85°C Typical Values at $T_A = 25$ °C and $V_{REG25} = 2.5$ V (Unless Otherwise Noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _(SU:DAT)	Data setup time (see Figure 1)		250			ns
t _(TIMEOUT)	Error signal/detect (see Figure 1)	See (1)	25		35	μs
t _(LOW)	Clock low period (see Figure 1)		4.7			μs
t _(HIGH)	Clock high period (see Figure 1)	See (2)	4		50	μs
t _(LOW:SEXT)	Cumulative clock low slave extend time	See (3)			25	ms
t _(LOW:MEXT)	Cumulative clock low master extend time (see Figure 1)	See ⁽⁴⁾			10	ms
t _f	Clock/data fall time	See (5)			300	ns
t _r	Clock/data rise time	See ⁽⁶⁾			1000	ns

- The bq34z950 times out when any clock low exceeds $t_{(TIMEOUT)}$. $t_{(HIGH)}$, Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction involving bq34z950 that is in progress. This specification is valid when the NC_SMB control bit remains in the default cleared state (CLK[0]=0).
- t_(LOW:SEXT) is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
- t_(LOW:MEXT) is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop. (4)
- Rise time $t_r = VILMAX 0.15$) to (VIHMIN + 0.15) (5)
- Fall time $t_f = 0.9V_{DD}$ to (VILMAX 0.15)



SCLKACK is the acknowledge-related clock pulse generated by the master.

Figure 1. SMBus Timing Diagram



DQ 1-WIRE INTERFACE

DQ TIMING SPECIFICATIONS

 V_{DD} = 2.4 V to 2.6 V, T_A = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _(CYCH)	Cycle time, host to bq34z950	See ⁽¹⁾	3			ms
t _(CYCB)	Cycle time, bq34z950 to host		3		6	ms
t _(STRH)	Start hold, host to bq34z950		5			ns
t _(STRB)	Start hold, bq34z950 to host		500		750	μs
t _(DSU)	Data setup					μs
t _(DH)	Data hold		750			μs
t _(DV)	Data valid		1.5			ms
t _(SSU)	Stop setup				2.25	ms
t _(SH)	Stop hold		700			μs
t _(SV)	Stop valid		2.95			ms
t _(B)	Break		3			ms
t _(BR)	Break recovery		1			ms

(1) The open-drain DQ pin should be pulled to at least V_{CC} by the host system for proper DQ operation. DQ may be left floating if the serial interface is not used.




Figure 2. DQ Timing Diagram

DQ timing for this device is selectable by adjusting values in Data Flash Sub Class 0x113. See Figure 3 for an overview of the flash values.

Submit Documentation Feedback






Figure 3. DQ Timing Control

10270 0



FEATURE SET

Primary (First-Level) Safety Features

The bq34z950 supports a wide range of battery and system protection features that can easily be configured. The primary safety features include:

- Cell over/undervoltage protection
- · Charge and discharge overcurrent
- Short circuit
- Charge and discharge overtemperature
- AFE watchdog

Secondary (Second-Level) Safety Features

The secondary safety features of the bq34z950 can be used to indicate more serious faults. The secondary safety protection features include:

- Safety overvoltage
- · Safety overcurrent in charge and discharge
- · Safety overtemperature in Charge and Discharge
- Charge FET and 0-V charge FET fault
- Discharge FET fault
- AFE communication fault

Charge Control Features

The bq34z950 charge control features include:

- Reports the appropriate charging current needed for constant current charging, and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts.
- Determines the chemical state of charge of each battery cell using Impedance Track technology, and can reduce the charge difference of the battery cells in a fully charged state of the battery pack, gradually using the cell balancing algorithm during charging. This prevents fully charged cells from overcharging and causing excessive degradation, and also increases the usable pack energy by preventing premature charge termination.
- · Supports precharging/zero-volt charging
- Supports fast charging
- Supports charge inhibit and charge suspend if the battery pack temperature is out of temperature range
- Reports charging fault and also indicates charge status via charge and discharge alarms

Gas Gauging

The bq34z950 uses Impedance Track technology to measure and calculate the available charge in battery cells. The achievable accuracy is better than 1% error over the lifetime of the battery, and there is no full charge discharge learning cycle required.

See the *Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm* application note (SLUA364) for further details.

Authentication

The bq34z950 supports authentication by the host using SHA-1.

Power Modes

The bq34z950 supports three power modes to reduce power consumption:

• In NORMAL mode, the bq34z950 performs measurements, calculations, protection decisions, and data updates in 1-s intervals. Between these intervals, the bq34z950 is in a reduced power state.

www.ti.com

- In SLEEP mode, the bq34z950 performs measurements, calculations, protection decisions, and data updates in adjustable time intervals. Between these intervals, the bq34z950 is in a reduced power state. The bq34z950 has a wake function that enables exit from SLEEP mode when current flow or failure is detected.
- In SHUTDOWN mode, the bq34z950 is completely disabled.

CONFIGURATION

Oscillator Function

The bq34z950 fully integrates the system oscillators. Therefore, the bq34z950 requires no external components for this feature.

BATTERY PARAMETER MEASUREMENTS

The bq34z950 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage and temperature measurement.

Charge and Discharge Counting

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SRP and SRN pins. The integrating ADC measures bipolar signals from -0.25 V to 0.25 V. The bq34z950 detects charge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is positive, and discharge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is negative. The bq34z950 continuously integrates the signal over time, using an internal counter. The fundamental rate of the counter is 0.65 nV/h.

Voltage

The bq34z950 updates the individual series cell voltages at 1-s intervals. The internal ADC of the bq34z950 measures the voltage, and scales and calibrates it appropriately. This data is also used to calculate the impedance of the cell for the Impedance Track gas gauging.

Current

The bq34z950 uses the GSRP and GSRN inputs to measure and calculate the battery charge and discharge current using a 5-m Ω to 20-m Ω typical sense resistor.

Auto Calibration

The bq34z950 provides an autocalibration feature to cancel the voltage offset error across SRP and SRN for maximum charge measurement accuracy. The bq34z950 performs autocalibration when the SMBus and DQ lines stay low for a minimum of 16 s, and the DF:AutoCal_PerSleep counter has counted up to its programmed value. The AutoCal_PerSleep counter provides a way for the user to specify the number of times the part can enter SLEEP mode before an offset calibration is performed. This is to prohibit unnecessary calibration cycles for battery packs that enter SLEEP mode frequently. The bq34z950 is capable of automatic offset calibration down to 1 μ V.

Temperature

The bq34z950 has an internal temperature sensor and external temperature sensor input, TS1, which can be used to sense the environmental temperature of the batteries. The bq34z950 can be configured to use internal or external temperature sensors. The external sensor input is used in conjunction with an NTC thermistor (default is Semitec 103AT).

COMMUNICATIONS

The bq34z950 uses SMBus v1.1 with MASTER mode and package error checking (PEC) options per the SBS specification. Integrated error checking is not available on the DQ interface.

SMBus/DQ On and Off States

The bq34z950 detects an SMBus/DQ off state when SMBC, SMBD, and DQ are logic-low for ≥ 2 seconds. Clearing this state requires either SMBC or SMBD or DQ to transition high. Within 1 ms, the communication bus is available.



SHA-1 Over DQ

SHA-1 Overview

The host sends a randomly generated 20-byte challenge, and then reads the 20-byte response generated by the bq34z950. The response generated by the bq34z950 is calculated using the SHA-1 hash algorithm and a shared private key known by both parties to the transaction. The host compares the bq34z950 response to the expected response, and if they agree, then the host concludes that the bq34z950 knows the key, and is thus authenticated.

The 20-byte challenge/response is written/read using registers 0x1B-0x2E. The bq34z950 calculates the response when a write of any data value is issued to register 0x2F. DQ communication is ignored when the response is calculated, which takes approximately 22 ms.

SHA-1 Usage Procedure

Use the following two steps to implement the SHA-1 algorithm in the bq34z950:

1. Create a unique authentication key and write it to the part during assembly.

The authentication key resides in the SMBus addresses 0x63–0x66 in 4-byte strings. The four strings are read/write accessible until the bq34z950 is sealed. When written using an SMBus string write command, they are retained permanently in flash memory and can only be changed when the bq34z950 is unsealed. They are stored in Little Endian format. The SHA-1 authentication key defaults to 0123456789abcdeffedcba9876543210 in the bq34z950. This is a default and is not intended for production. It should be changed to a unique key prior to production to ensure that security is not compromised.

For more details, see Using SHA-1 in bq20Zxx Family of Gas Gauges (SLUA359).

The host sends a 20-byte random challenge string. This string must be written to the bq34z950 DQ registers in Little Endian format.

Little Endian representation is as follows:

Byte00, Byte01, Byte02, Byte03, Byte04, Byte05, Byte06, Byte07, Byte08, Byte09,

Byte0A, Byte0B, Byte0C, Byte0D, Byte0E, Byte0F, Byte10, Byte11, Byte12, Byte13

Big Endian representation is as follows:

Byte13, Byte12, Byte11, Byte10, Byte0F, Byte0E, Byte0D, Byte0C, Byte0B, Byte0A,

Byte09, Byte08, Byte07, Byte06, Byte05, Byte04, Byte10, Byte03, Byte02, Byte01, Byte00

- 2. Implement SHA-1 in the OEM host system.
 - (a) The host must know the SHA-1 key defined in Step 1. This key is used in the host system to determine what the response should be.
 - (b) The host must issue a random challenge: The host sends a challenge using a 20-byte string write to the SMBus command 0x2F or to the DQ registers in Little Endian format. For SHA-1 over DQ bus, the write of 20 bytes must be followed by a write access to register 0x2F to start the authentication. Any value can be written. It is important that the challenge be random every time to ensure security.
 - (c) The host computes the response: With the known SHA-1 authentication key and random challenge, the host computes the anticipated response from the bg34z950.
 - (d) bq34z950 computes the response: The bq34z950 computes the response at the same time that the host is computing it. The bq34z950 should be given greater than 22 ms to compute the response and put it into memory or the DQ registers for retrieval.
 - (e) The host must read the response: The host reads the response from the same DQ registers to which the challenge was written. The response is a 20-byte string read in Little Endian format.
 - (f) The host must validate the response: The host must compare the response read from the bq34z950 to what was computed in Step 2.c above.
 - (g) If the response is validated, then the battery is authenticated. Otherwise, the host can reject the pack.



Table 2. DQ COMMAND SET SUMMARY

Symbol	Register Name	Loc. (hex)	Access	Equivalent SMBus Command (see SMBus Command Details for further information)
VBATH	Battery Voltage – High byte	40	Read	1/-1/() 000
VBATL	Battery Voltage – Low byte	41	Read	Voltage() 0x09
CELL4H	Cell 4 Voltage – High byte	42	Read	VOEL 40 0:00
CELL4L	Cell 4 Voltage – Low byte	43	Read	VCELL4() 0x3C
CELL3H	Cell 3 Voltage – High byte	44	Read	1/05/10/10 05
CELL3L	Cell 3 Voltage – Low byte	45	Read	VCELL3() 0x3D
CELL2H	Cell 2 Voltage – High byte	46	Read	1/05/10/10 05
CELL2L	Cell 2 Voltage – Low byte	47	Read	VCELL2() 0x3E
CELL1H	Cell 1 Voltage – High byte	48	Read	1/05/11/05 05
CELL1L	Cell 1 Voltage – Low byte	49	Read	VCELL1() 0x3F
CYCH	Cycle Count – High byte	4A	Read	0 1 100 17
CYCL	Cycle Count – Low byte	4B	Read	Cyclecount() 0x17
MFDH	MFDH Manufacturers Date – High byte		Read	14 6 4 5 4 6 6 4 5
MFDL	Manufacturers Date – Low byte	4D	Read	ManufactureDate() 0x1B
IH	Current – High byte	4E	Read	0
IL	Current – Low byte	4F	Read	Current() 0x0A
AVIH	Average Current – High byte	50	Read	A
AVIL	Average Current – Low byte	51	Read	AverageCurrent() 0x0B
TMPH	Temperature – High byte	52	Read	T ((() () ()
TMPL	Temperature – Low byte	53	Read	Temperature() 0x08
SNH	Serial Number – High byte	54	Read	0 : 11
SNL	Serial Number – Low byte	55	Read	SerialNumber() 0x1C
CHGVH	Charging Voltage – High byte	56	Read	0/ / // // // // // //
CHGVL	Charging Voltage – Low byte	57	Read	ChargingVoltage() 0x15
CHGIH	Charging Current – High byte	58	Read	0, 1, 0, 1,0, 1,1
CHGIL	Charging Current – Low byte	59	Read	ChargingCurrent() 0x14
RSOC	Relative State of Charge	5A	Read	RelativeStateofCharge() 0x0D
ASOC	Absolute State of Charge	5B	Read	AbsoluteStateofCharge() 0x0E
MERH	Max Error – High byte	5C	Read	May[r===/\ 000
MERL	Max Error – Low byte	5D	Read	MaxError() 0x0C

bq34z950 DQ Command Set Summary, SHA-1

Table 3. bq34z950 DQ COMMAND SET SUMMARY, SHA-1

SYMBOL	REGISTER NAME	LOC. (hex)	ACCESS	NOTE
CB00	Challenge Byte00	1B	R/W	Least significant byte
CB01	Challenge Byte01	1C	R/W	
CB02	Challenge Byte02	1D	R/W	
CB03	Challenge Byte03	1E	R/W	
CB04	Challenge Byte04	1F	R/W	
CB05	Challenge Byte05	20	R/W	
CB06	Challenge Byte06	21	R/W	
CB07	Challenge Byte07	22	R/W	
CB08	Challenge Byte08	23	R/W	



Table 3. bq34z950 DQ COMMAND SET SUMMARY, SHA-1 (continued)

SYMBOL	REGISTER NAME	LOC. (hex)	ACCESS	NOTE
CB09	Challenge Byte09	24	R/W	
CB0A	Challenge Byte0A	25	R/W	
CB0B	Challenge Byte0B	26	R/W	
CB0C	Challenge Byte0C	27	R/W	
CB0D	Challenge Byte0D	28	R/W	
CB0E	Challenge Byte0E	29	R/W	
CB0F	Challenge Byte0F	2A	R/W	
CB10	Challenge Byte10	2B	R/W	
CB11	Challenge Byte11	2C	R/W	
CB12	Challenge Byte12	2D	R/W	
CB13	Challenge Byte13	2E	R/W	Most significant byte
AUTHST	Start Authentication	2F	Write	A write of any value starts the authentication algorithm

Submit Documentation Feedback



SBS Standard Commands

Table 4. SBS STANDARD COMMANDS

SBS Cmd	Mode	Name	Format	Size in Bytes	Min Value	Max Value	Default Value	Unit
0x00	R/W	ManufacturerAccess	Hex	2	0x0000	0xffff	_	
0x01	R/W	RemainingCapacityAlarm	Unsigned int	2	0	65,535	_	mAh or 10 mWh
0x02	R/W	RemainingTimeAlarm	Unsigned int	2	0	65,535	_	min
0x03	R/W	BatteryMode	Hex	2	0x0000	0xffff	_	
0x04	R/W	AtRate	Signed int	2	-32,768	32,767	_	mA or 10 mW
0x05	R	AtRateTimeToFull	Unsigned int	2	0	65,535	_	min
0x06	R	AtRateTimeToEmpty	Unsigned int	2	0	65,535	_	min
0x07	R	AtRateOK	Unsigned int	2	0	65,535	_	
80x0	R	Temperature	Unsigned int	2	0	65,535	_	0.1°K
0x09	R	Voltage	Unsigned int	2	0	20,000	_	mV
0x0A	R	Current	Signed int	2	-32,768	32,767	_	mA
0x0B	R	AverageCurrent	Signed int	2	-32,768	32,767	_	mA
0x0C	R	MaxError	Unsigned int	1	0	100	_	%
0x0D	R	RelativeStateOfCharge	Unsigned int	1	0	100	_	%
0x0E	R	AbsoluteStateOfCharge	Unsigned int	1	0	100	_	%
0x0F	R/W	RemainingCapacity	Unsigned int	2	0	65,535	_	mAh or 10 mWh
0x10	R	FullChargeCapacity	Unsigned int	2	0	65,535	_	mAh or 10 mWh
0x11	R	RunTimeToEmpty	Unsigned int	2	0	65,535	_	min
0x12	R	AverageTimeToEmpty	Unsigned int	2	0	65,535	_	min
0x13	R	AverageTimeToFull	Unsigned int	2	0	65,535	_	min
0x14	R	ChargingCurrent	Unsigned int	2	0	65,535	_	mA
0x15	R	ChargingVoltage	Unsigned int	2	0	65,535	_	mV
0x16	R	BatteryStatus	Unsigned int	2	0x0000	0xffff	_	
0x17	R/W	CycleCount	Unsigned int	2	0	65,535	_	
0x18	R/W	DesignCapacity	Unsigned int	2	0	65,535	_	mAh or 10 mWh
0x19	R/W	DesignVoltage	Unsigned int	2	7,000	16,000	14,400	mV
0x1A	R/W	SpecificationInfo	Unsigned int	2	0x0000	0xffff	0x0031	
0x1B	R/W	ManufactureDate	Unsigned int	2	0	65,535	0	
0x1C	R/W	SerialNumber	Hex	2	0x0000	0xffff	_	
0x20	R/W	ManufacturerName	String	11 + 1	_	_	Texas Instruments	ASCII
0x21	R/W	DeviceName	String	7 + 1	_	_	bq34z950	ASCII
0x22	R/W	DeviceChemistry	String	4 + 1	_	_	LION	ASCII
0x23	R	ManufacturerData	String	14 + 1	_	_	_	ASCII
0x2F	R/W	Authenticate	String	20 + 1	_	_	_	ASCII
0x3C	R	CellVoltage4	Unsigned int	2	0	65,535	_	mV
0x3D	R	CellVoltage3	Unsigned int	2	0	65,535	_	mV
0x3E	R	CellVoltage2	Unsigned int	2	0	65,535	_	mV
0x3F	R	CellVoltage1	Unsigned int	2	0	65,535	_	mV



Table 5. EXTENDED SBS COMMANDS


SBS Cmd	Mode	Name	Format	Size in Bytes	Min Value	Max Value	Default Value	Unit
0x45	R	AFEData	String	11 + 1	_	_	_	ASCII
0x46	R/W	FETControl	Hex	1	0x00	0xff	_	
0x4F	R	StateOfHealth	Unsigned int	1	0	100	_	%
0x51	R	SafetyStatus	Hex	2	0x0000	0xffff	_	
0x53	R	PFStatus	Hex	2	0x0000	0xffff	_	
0x54	R	OperationStatus	Hex	2	0x0000	0xffff	_	
0x55	R	ChargingStatus	Hex	2	0x0000	Oxffff	_	
0x57	R	ResetData	Hex	2	0x0000	Oxffff	_	
0x5A	R	PackVoltage	Unsigned int	2	0	65,535	_	mV
0x5D	R	AverageVoltage	Unsigned int	2	0	65,535	_	mV
0x60	R/W	UnSealKey	Hex	4	0x0000 0000	0xffff ffff	-	
0x61	R/W	FullAccessKey	Hex	4	0x0000 0000	0xffff ffff	-	
0x62	R/W	PFKey	Hex	4	0x0000 0000	0xffff ffff	-	
0x63	R/W	AuthenKey3	Hex	4	0x0000 0000	0xffff ffff	_	
0x64	R/W	AuthenKey2	Hex	4	0x0000 0000	0xffff ffff	_	
0x65	R/W	AuthenKey1	Hex	4	0x0000 0000	0xffff ffff	_	
0x66	R/W	AuthenKey0	Hex	4	0x0000 0000	0xffff ffff		
0x70	R/W	ManufacturerInfo	String	8 + 1	_	_		
0x71	R/W	SenseResistor	Unsigned int	2	0	65,535	_	μΩ
0x77	R/W	DataFlashSubClassID	Hex	2	0x0000	0xffff	_	
0x78	R/W	DataFlashSubClassPage1	Hex	32	_	_	_	
0x79	R/W	DataFlashSubClassPage2	Hex	32	_	_		
0x7A	R/W	DataFlashSubClassPage3	Hex	32	_		_	
0x7B	R/W	DataFlashSubClassPage4	Hex	32	_			
0x7C	R/W	DataFlashSubClassPage5	Hex	32	_	_	_	
0x7D	R/W	DataFlashSubClassPage6	Hex	32	_			
0x7E	R/W	DataFlashSubClassPage7	Hex	32	_	_	_	
0x7F	R/W	DataFlashSubClassPage8	Hex	32	_	_	_	

Product Folder Links: bq34z950

Submit Documentation Feedback



APPLICATION SCHEMATICS









REVISION HISTORY

CI	hanges from Original (April 2013) to Revision A	Page	ļ
•	Deleted Lifetime Data Logging from Features list	1	



PACKAGE OPTION ADDENDUM

21-May-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
BQ34Z950DBT	ACTIVE	TSSOP	DBT	44	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ34Z950	Samples
BQ34Z950DBTR	ACTIVE	TSSOP	DBT	44	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ34Z950	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Feb-2019

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ34Z950DBTR	TSSOP	DBT	44	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1

www.ti.com 15-Feb-2019




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ34Z950DBTR	TSSOP	DBT	44	2000	350.0	350.0	43.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated