

GENERAL DESCRIPTION

The ft6203 is a mono fully differential audio amplifier designed to drive a speaker with 8Ω impedance while consuming minimum PCB area. The ft6203 operates from 2.5V to 5.5V, drawing only 1.9mA of quiescent current. It is available in DFN3X3-8L and MSOP-8L packages.

The ft6203 provides multiple features including 87dB PSRR from 90Hz to 5kHz, improved RF-rectification immunity, and a minimum number of external components required, which altogether make it ideal for mobile phones, PDAs, and other portable devices applications.

APPLICATIONS

- Mobile Phone
- Mini Sound Box
- PDA
- Portable electronic devices

APPLICATION CIRCUIT

FEATURES

- Output power: 1.25W (8Ω, 5V, 1% THD+N)
- Fully differential input to reduce RF rectification
- PSRR: 87dB (typical) at 217Hz
- THD+N: 0.06% at 1kHz (1W)
- Wide supply voltage range: 2.5V to 5.5V
- Quiescent current: 1.9mA
- Shutdown current: 0.1µA (typical)
- Available packages: DFN3X3-8L and MSOP-8L





Figure 1: Typical Audio Amplifier Application Circuit

August 2010

PIN CONFIGURATION AND DESCRIPTION



SYMBOL	DFN3X3-8L	MSOP-8L	DESCRIPTION
BYPASS	2	2	Mid-supply voltage. Adding a bypass capacitor improves PSRR.
GND	7	7	Ground
IN-	4	4	Negative differential input
IN+	3	3	Positive differential input
SHUTDOWN	1	1	Shutdown terminal (active low logic)
Vdd	6	6	Power Supply
Vo+	5	5	Positive BTL output
Vo-	8	8	Negative BTL output
Thermal Dad			Connect to ground. Thermal pad must be soldered down in all
			applications to property secure device on the PCB.

ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ft6203D	-40°C to +85°C	DFN3X3-8L
ft6203M	-40°C to +85°C	MSOP-8L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	VALUE
Supply voltage, VDD	-0.3V to 6.0V
Input voltage SD	-0.3V to VDD+0.3V
Storage temperature	−65°C to +150°C
Total power dissipation	See Dissipation Rating Table
Та	-40°C to +85°C
TJ	-40°C to +125°C

Note: Stresses beyond those listed under absolute maximun ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Supply voltage, VDD		2.5		5.5	V
$\overline{\text{SD}}$ High-level input voltage, V _{IH}		1.5			V
$\overline{\text{SD}}$ Low-level input voltage, V _{IL}				0.5	V
Common-mode input voltage, V_{IC}	VDD = 2.5 V, 5.5 V, CMRR ≤ -60 dB	0.5		Vdd-0.8	V
Operating free-air temperature, T_A		-40		85	°C
Load impedance, Z_L			8		Ω

POWER DISSIPATION RATINGS

PART NUMBER	POWER RATING (TA \leq 25°C)	DERATING FACTOR	POWER RATING (TA \leq 70°C)	POWER RATING (TA \leq 85°C)
ft6203M	885mW	8.8mW /°C	486mW	354mW
ft6203D	2.7W	21.8mW /° C	1.7W	1.4W

ELECTRICAL CHARACTERISTICS

TA = 25°C, Gain = 1V/V unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNIT
Voo	Output offset voltage (measured differentially)	VI=0V, VDD=2.5V to 5.5V			1		mV
PSRR	Power supply rejection ratio	V _{DD} =2.5V to 5.5V		70	90		dB
CMRR	Common mode rejection	VDD = 3.6V to 5.5V, VIC = 0.5V to VDD-0.8		65	70		dB
ratio	VDD = 2.5 V, VIC =0.5V	to 1.7V		55			
IIH	High-level input current	VDD=5.5V, VI=5.8V				1.2	μA
IIL	Low-level input current	VDD=5.5V, VI= - 0.3V				1.2	μA
ldd	Supply current	V _{DD} =2.5V to 5.5V, no load V(SHOUTDOWN)=1.50V			1.9	3.0	mA
I(SD)	Shutdown current	VDD=2.5V to 5.5V V(SHO	VDD=2.5V to 5.5V V(shoutdown)=0.50V		0.01	0.1	μA
		$RL = 8 \Omega$,	Vdd = 5.5V		0.30	0.46	
Vol	Low-level output voltage	VIN+=VDD, VIN-=0V or	Vdd = 3.6V		0.22		V
		Vin+=0V, Vin-=Vdd	Vdd = 2.5V		0.19	0.26	-
		RL = 8 Ω,	Vdd = 5.5V	4.8	5.12		
Vон	High-level output voltage	VIN+=VDD, VIN-=0V or	Vdd = 3.6V		3.28		V
		Vin+=0V, Vin-=Vdd	Vdd = 2.5V	2.1	2.24		

ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNIT
			V _{DD} =5V		1.25		
Ро	Output power	THD+N=1%, f=1kHz	VDD=3.6V		0.63		W
			VDD=2.5V		0.3		
	Total harmonic	VDD=5V, Po=1W, f=1kHz			0.06		
THD+N	distortion plus	VDD=3.6V, Po=0.5W, f=1kHz			0.07		%
	noise	VDD=3.6V, Po=200mW, f=1k	Hz		0.08		
		Cbypass=0.47 µ F,					
		VDD=2.5V to 3.6V, Inputs			87		
		ac-ground with C⊨2µF					
	Supply ripplo	Cbypass=0.47 μ F,	f=217Hz,				
PSRR	rejection ratio	VDD=3.6V to 5.5V, Inputs	Vripple=		82		dB
		ac-ground with Ci=2µF	200mV _{pp}				
		Cbypass=0.47 μ F,					
		VDD=2.5V to 5.5V, Inputs	74	74			
		ac-ground with Ci=2µF					
VN	Output voltage	f-20Hz to 20kHz	No weighting		17		иУрме
	noise		A weighting		17		μ v κms
SNR	Signal-to-noise ratio	Vdd=5V, Po=1W			104		dB
CMPD	Common mode	V _{DD} =2.5V to 5.5V, resistor	f=20Hz to 1kHz		85		٩D
CIVIRR	rejection ratio	VICM=200mVPP	f=20Hz to 20kHz		74		uБ
ZO	Output impedance	Shutdown mode		10			kΩ
Zı	Input impedance				2		MΩ
Twu	Wake-up time	VDD=5V, CBYPASS=0.1uF			160		ms
	Shutdown attenuation	f=20Hz to 20kHz, RF=RI=20k Ω			80		dB

TA=25°C, Gain = 1V/V, RL=8 Ω unless otherwise noted

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 2: Output Power vs. Supply Voltage



Figure 5: Power Dissipation vs. Output Power



1.8 f = 1 kHz 1.6 THD+N = 10% Gain = 1 V/V 1.4 V_{DD} = 5 V 3 1.2 **Output Power** V_{DD} = 3.6 V 0.8 V_{DD} = 2.5 V 0.6 20 0.4 0.2 0 13 18 23 28 32 8 R_L - Load Resistance - Ω

Figure 3: Output Power vs. Load Resistance

Figure 4: Output Power vs. Load Resistance



Figure 6: Power Dissipation vs. Output Power



Figure 8: THD+N vs. Output Power







Figure 9: THD+N vs. Output Power

5

2

0.5







V_{DD} = 3.6 V

 $C_1 = 2 \mu F$

RL = 16 Ω

Gain = 1 V/V

C(Bypass) = 0 to 1 µF



Figure 13: THD+N vs. Frequency



5

25 mW

TYPICAL PERFORMANCE CHARACTERISTICS



http://www.fangtek.com.cn

TYPICAL PERFORMANCE CHARACTERISTICS



APPLICATION INFORMATION

FULLY DIFFERENTIAL AMPLIFIER

The ft6203 is a fully differential audio amplifier with differential inputs and outputs. The fully differential amplifier consists of a differential amplifier and a common-mode amplifier. The differential amplifier ensures that the amplifier outputs a differential voltage that is equal to the differential input times the gain. The common-mode feedback ensures that the common-mode voltage at the output is biased around VDD/2 regardless of the common-mode voltage at the input.

ADVANTAGES OF FULLY DIFFERENTIAL AMPLIFIERS

- Input coupling capacitors not required: A fully differential amplifier with good CMRR, like the ft6203, allows the inputs to be biased at voltage other than mid-supply. For example, if a DAC has mid-supply lower than the mid-supply of the ft6203, the common-mode feedback circuit adjusts for that, and the ft6203 outputs are still biased at mid-supply of the ft6203. The inputs of the ft6203 can be biased from 0.5V to VDD-0.8V. If the inputs are biased outside of that range, input coupling capacitors are required.
- Mid-supply bypass capacitor, C(BYPASS), not required: The fully differential amplifier does not required a bypass capacitor. This is because any shift in the mid-supply affects both positive and negative channels equally and cancels at the differential output. However, removing the bypass capacitor slightly worsens power supply rejection ratio (PSRR), but a slight decrease of PSRR may be acceptable when an additional component can be eliminated.
- Better RF-immunity: GSM handsets save power by turning on and shutting off the RF transmitter at a rate of 217Hz. The transmitted signal is picked-up on input and output traces. The fully differential amplifier cancels the signal much better than the typical audio amplifier.

APPLICATION SCHEMATICS

Figure 28 through Figure 29 show application schematics for differential and single-ended inputs. Typical values are shown in the following Table1.

COMPONENT	VALUE
Ri	10 kΩ
RF	10 kΩ
CBYPASS (*)	0.22 μ F
Cs	1µF
Ci	0.22 μ F
* C (BYPASS) is optional in typical design.	

Table1



Figure 28: Differential Input Schematic



Figure 29: Single-end Input Schematic

SELECTING COMPONENTS

RESISTORS (RF AND RI)

The input (RI) and feedback resistors (RF) set the gain of the amplifier according to Equation 1.

Gain = RF/RI (1)

RF and RI should range from 1k $\Omega\,$ to 100k $\Omega\,.$ Most graphs were taken with RF=RI=20k $\Omega\,.$

Resistor matching is very important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and the cancellation of the second harmonic distortion diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

BYPASS CAPACITOR (CBYPASS)

Bypass capacitor in ft6203 application filters noise and increases the PSRR. The bigger the capacitance is, the better noise filtering can be achieved. However, big capacitance slows down the rise time of the amplifier during the power-up or reactivation from SHUTDOWN mode. Therefore, it should be weighed between the noise filtering requirement and the rise time consideration to find out the optimum capacitor specification.

INPUT CAPACITOR (CI)

In the differential and single-ended input application an input capacitor, C₁, is required to allow the amplifier to bias the input signal to the proper dc level. In this case, C₁ and R₁ form a high-pass filter with the corner frequency determined in Equation 2.



The value of C₁ is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where R₁ is $10k^{\Omega}$ and the specification calls for a flat bass response down to 100Hz.

Equation 2 is reconfigured as Equation 3.

$$C_I = \frac{1}{2\pi R_I f_C} \tag{3}$$

In this example, C_I is 0.16μ F, so one would likely choose a value in the range of 0.22μ F to 0.47μ F. A further consideration for this capacitor is the leakage path from the input source through the input network (R_I, C_I) and the feedback resistor (R_F) to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at VDD/2, which is likely higher than the source dc level. It is important to confirm the capacitor polarity in the application.

DECOUPLING CAPACITOR (Cs)

The ft6203 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series – resistance (ESR) ceramic capacitor, typically $0.1 \ \mu$ F to $1 \ \mu$ F, placed as close as possible to the device VDD lead works best. For filtering lower frequency noise signals, a $10 \ \mu$ F or greater capacitor placed near the audio power amplifier also helps, but is not required in most applications because of the high PSRR of this device.

USING LOW-ESR CAPACITORS

LOW-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like ideal capacitor.

DIFFERENTIAL OUTPUT VERSUS SINGLE-ENDED OUTPUT

Figure 30 shows a Class-AB audio power amplifier (APA) in a fully differential configuration. The ft6203 amplifier has differential outputs driving both ends of the load. There are several potential benefits to this differential drive configuration, but initially consider power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage swing on the load as compared to a ground referenced load. Plugging 2xVO(PP) into the power equation, where voltage is squared, yields 4x the output power from the same supply rail and load impedance (see Equation 4)

(4)

$$V_{(rms)} = \frac{V_{O(PP)}}{2\sqrt{2}}$$
$$Power = \frac{V_{(rms)}^{2}}{R_{L}}$$



Figure 30: Differential Output Configuration

In a typical wireless handset operation at 3.6V, bridging raises the power into an 8 Ω speaker from a singled-ended (SE, ground reference) limit of 200mW to 800mW. In sound power that is a 6dB improvement –which is loudness that can be here. In addition to increased power there are frequency response concerns. Consider the single-supply SE configuration shown in Figure 31. A coupling capacitor is required to block the dc offset voltage from reaching the load. This capacitor can be quite large (approximately 33 μ F to 1000 μ F) so it tends to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system. This frequency-limiting effect is due to the high pass filter network created with the speaker impendence and the coupling capacitance and is calculated with Equation 5.

$$f_C = \frac{1}{2\pi R_L C_C} \tag{5}$$

For example, a 68 μ F capacitor with a 8 Ω speaker would attenuate low frequencies below 293Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.



Figure 31: Single-Ended Output and Frequency Response

FULLY DIFFERENTIAL AMPLIFIER EFFICIENCY AND THERMAL INFORMATION

Class-AB amplifiers are inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sine wave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from V_{DD}. The internal voltage drop multiplied by the average value of the supply current, I_{DD}(avg), determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 32).



Figure 32: Voltage and Current Waveforms for BTL Amplifiers

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are very different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape, whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

Efficiency of a BTL amplifier = $\frac{P_L}{P_{SUP}}$	
Where:	
$P_L = \frac{V_{LTMS}^2}{r}$, and $V_{LRMS} = \frac{V_P}{r}$, therefore, $P_L = \frac{V_P^2}{r}$	-
And $P_{\rm eff} = \frac{R_{\rm L}}{2} \sqrt{2}$ and $\frac{\sqrt{2}}{1} \frac{1}{\sqrt{2}} \sqrt{2} \frac{2R_{\rm L}}{\sqrt{2}}$	$\frac{1}{1} \times \frac{V_P}{V_P} \left[\cos(t) \right]^{\pi} - \frac{2V_P}{V_P}$
And $F_{SUP} = V_{DDIDD} avg and mbavg = -\frac{1}{\pi} \int_0^{\infty} \frac{\sin(t)dt}{RL}$	$\frac{1}{\pi} \times \frac{1}{\mathrm{RL}} \left[\cos(t) \right]_0 = \frac{1}{\pi \mathrm{RL}}$
Therefore,	
$P_{SUP} = \frac{2 V DD V P}{D}$	P _L = Power delivered to load
πRL substituting P _L and P _{SUP} into equation 6,	P _{SUP} = Power drawn from power supply
$\frac{VP^2}{VP^2}$	V _{LRMS} = RMS voltage on BTL load
Efficiency of a BTL amplifier = $\frac{2R_L}{2V_{DD}V_P} = \frac{\pi V_P}{4V_{DD}}$	R _L = Load resistance
where: πR_L	V_P = Peak voltage on BTL load
$V_{P} = \sqrt{2P_{L}R_{L}} \tag{6}$	$I_{DD}avg$ = Average current drawn from the power supply
Therefore, $\pi\sqrt{2P_LR_L}$	V _{DD} = Power supply voltage
$\eta_{\rm BTL} = \frac{1}{4V_{\rm DD}} \tag{7}$	η_{BTL} = Efficiency of a BTL amplifier

OUTPUT POWER (W)	EFFICIENCY (%)	INTERNAL DISSIPATION (W)	POWER FROM SUPPLY (W)	MAX AMBIENT TEMPERATURE (°C)
0.25	31.4	0.55	0.75	62
0.50	44.4	0.62	1.12	54
1.00	62.8	0.59	1.59	58
1.25	70.2	0.53	1.78	65

Table2: Efficiency and Maximum Ambient Temperature vs. Output Power in 5V 8 Ω BTL System

Table 2 employs Equation 7 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a 1.25W audio system with 8 Ω loads and a 5V supply, the maximum draw on the power supply is almost 1.8W.

A final point to remember about Class-AB amplifiers is how to manipulate the terms in the efficiency equitation to the utmost advantage when possible. Note that in Equation 7, VDD is in the denominator. This indicates that as VDD goes down, efficiency goes up.

A simple formula for calculating the maximum power dissipated, P_{Dmax}, may be used for a differential output application:

 $P_{D \max} = \frac{2 V_{DD}^2}{\pi^2 R_L}$ (8)

P_{Dmax} for a 5V, 8Ω system is 634mW.

The maximum ambient temperature depends on the heat sinking ability of the PCB system. The derating factor for the 2mm x 2mm BGA package is shown in the dissipation rating table. Converting this to θ_{JA} :

$$\theta_{JA} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.0088} = 113^{\circ}\text{C/W}$$
(9)

Given θ JA, the maximum allowable junction temperature, and the maximum internal dissipation, the maximum ambient temperature can be calculated with the following equation. The maximum recommended junction temperature for the ft6203 is 125°C.

TA Max = TJ Max - θ JA PDmax = 125 - 113(0.634) = 53.3 °C (10)

Equation 10 shows that the maximum ambient temperature is 53.5° C at maximum power dissipation with a 5V supply.

Table 2 shows that for most applications no airflow is required to keep junction temperatures in the specified range. The ft6203 is designed with thermal protection that turns the device off when the junction temperature surpasses 150° C to prevent damage to the IC. Also, using more resistive than $8^{\circ}\Omega$ speakers dramatically increases the thermal performance by reducing the output current.

PHYSICAL DIMENSIONS

DFN3mmX3mm-8L Package





Top View

Bottom View



Unit: millimeters.

MSOP-8L Package



Unit: millimeters.

IMPORTANT NOTICE

1. Disclaimer: The information in document is intended to help you evaluate this product. Fangtek, LTD. makes no warranty, either expressed or implied, as to the product information herein listed, and reserves the right to change or discontinue work on this product without notice.

2. Life support policy: Fangtek's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president and general counsel of Fangtek Inc. As used herein

Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

3. Fangtek assumes no liability for incidental, consequential or special damages or injury that may result from misapplications or improper use or operation of its products

4. Fangtek makes no warranty or representation that its products are subject to intellectual property license from Fangtek or any third party, and Fangtek makes no warranty or representation of non-infringement with respect to its products. Fangtek specifically excludes any liability to the customer or any third party arising from or related to the products' infringement of any third party's intellectual property rights, including patents, copyright, trademark or trade secret rights of any third party.

5. The information in this document is merely to indicate the characteristics and performance of Fangtek products. Fangtek assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the document presented herein. Fangtek makes no warranty with respect to its products, express or implied, including, but not limited to the warranties of merchantability, fitness for a particular use and title.

6. Trademarks: The company and product names in this document may be the trademarks or registered trademarks of their respective manufacturers. Fangtek is trademark of Fangtek, LTD.

CONTACT INFORMATION

Fangtek Electronics (Shanghai) Co., Ltd

Room 503&504, Lane 198, Zhangheng Road Zhangjiang Hi-tech Park, Pudong District Shanghai, China, 201204

> Tel: +86-21-61631978 Fax: +86-21-61631981 Website: <u>www.fangtek.com.cn</u>