



iT4033D 100-ps Dual Independent Wideband Phase Delay (Advanced Information)





iT4033D 100-ps Dual Independent Wideband Phase Delay

(Advanced Information)



Absolute Maximum Ratings

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended

Operating

Conditions

Symbol	Parameters/conditions	Min.	Max.	Units
V_{EE}	Power supply voltage	-5.5	0	V
V _{IH}	Input voltage level, high level	-1.5	1.5	V
V _{IL}	Input voltage level, low level	-1.5	1.5	V
VC	Delay control voltage	-5.0	0	V
T _A	Operating temperature range – die	-15	125	°C
T _{STG}	Storage temperature	-65	150	°C

Symbol Parameters/conditions Units Min Тур. Max T_A Operating temperature range - die 0 85 °C V_{EE} V Power supply voltage -5 VC -2.6 -2.2 V Delay control voltage -3.0 Input voltage level, high level (single ended) 0.0 V VIH V VIL Input voltage level, low level (single ended) -0.9 DC input voltage (with DC-coupled input) V V_{INDC} -0.45

www.iterrac.com

This is an Advanced data sheet. See "Product Status Definitions" on Web site or catalog for product development status.

2




Electrical

iT4033D **100-ps Dual Independent** Wideband Phase Delay

(Advanced Information)

Characteristics	Symbol	Parameters	Min	Тур	Max	Units
	V _{EE}	Power supply voltage	-4.5	-5.00	-5.25	V
1. Electrical characteristics at	V _{IH}	Input voltage level, high level (single ended)		0.0		V
ambient	V _{IL}	Input voltage level, low level (single ended)		-0.9		V
temperature. 2. In case of single-	V _{INDC}	DC input voltage (with DC-coupled input) ⁽²⁾		-0.45		V
ended input the unused pin has to	V _{OUT}	Data output voltage amplidude (3)	0.8	0.9	1.0	V
be tied to VINDC.	T _R	Output rise time (20% – 80%)		20		ps
3. In case of single- ended output, the	T _F	Output fall time (20% – 80%)		17		ps
unused pad must be	TD _H	Output delay low-high transition ⁽⁴⁾		250		ps
terminated with 50 ohms to ground.	TDL	Output delay high-low transition ⁽⁴⁾		250		ps
4. Refer to timing diagram.	T _{ADJ}	Output phase delay adjustment ⁽⁴⁾		100		ps
5. On a 10.7 Gb/s	S ₁₁	Input return loss (up to 15 GHz)		24		dB
PRBS pattern.	S ₂₂	Output return loss (up to 15 GHz)		8		dB
	F _{MAX}	Maximum clock frequency		10.7		GHz
	J _{p-p}	Peak-to-peak jitter ⁽⁵⁾		9		ps
	J _{rms}	RMS jitter ⁽⁵⁾		1.5		ps
	I _{EE}	Power supply current		642		mA
	P _D	Power dissipation		3.21		W




www.DataSheet4U.com

3



iT4033D 100-ps Dual Independent Wideband Phase Delay (Advanced Information)





iT4033D 100-ps Dual Independent Wideband Phase Delay (Advanced Information)

