


Description

The iTR39000 is a high efficiency power amplifier designed for use in point to point radio, point to multi-point communications, LMDS and other millimeter wave applications. The iTR39000 is a 3-stage GaAs MMIC amplifier utilizing an advanced 0.15 μ m gate length Power PHEMT process and can be used in conjunction with other driver or power amplifiers to achieve the required total power output.

Features

- ❖ 24 dB small signal gain (typ.)
- ❖ 29 dBm saturated power out (typ.)
- ❖ Circuit contains individual source vias
- ❖ Chip Size 4.28 mm x 2.90 mm x 50 μ m



Absolute Ratings

Parameter	Symbol	Value	Unit
Positive DC Voltage (+5 V Typical)	V_D	+ 6	Volts
Negative DC Voltage	V_G	- 2	Volts
Simultaneous ($V_d - V_g$)	V_{DG}	+ 8	Volts
Positive DC Current	I_D	1092	mA
RF Input Power (from 50 Ω source)	P_{IN}	20	dBm
Operating Base plate Temperature	T_C	-30 to +85	$^{\circ}$ C
Storage Temperature Range	T_{Sig}	-55 to +125	$^{\circ}$ C
Thermal Resistance (Channel to Backside)	R_{jc}	17	$^{\circ}$ C/W

Electrical Characteristics

(At 25 $^{\circ}$ C) 50 Ω system, $V_D=+5$ V, Quiescent current (I_{DQ}) = 700 mA

Parameter	Min	Typ	Max	Unit
Frequency Range	37		40	GHz
Gate Supply Voltage (V_G) ¹		-0.15		V
Gain Small Signal Pin=0 dBm	20	24		dB
Gain Variation vs. Frequency		+/-1		dB
Power Output at P1 dB Compression		28		dBm
Power Output Saturated (Pin=+14.5 dBm)	27.5	29		dBm
Drain Current at Pin=0 dBm		700		mA

Parameter	Min	Typ	Max	Unit
Drain Current at P1dB Compression		730		mA
Drain Current at Psat (Pin=+13 dBm)		750		mA
Power Added Efficiency (PAE) at P1dB		17		%
OIP3 (17 dBm/Tone) (10 MHz Tone Sep.)		36		dBm
Input Return Loss (Pin=0 dBm)		8		dB
Output Return Loss (Pin=0 dBm)		7		dB

Note:

1. Typical range of the negative gate voltage is -0.5 to 0.0V to set a typical I_{DQ} of 700 mA.

Figure 3
Recommended
Application Schematic
Circuit Diagram





Figure 4
Recommended
Assembly and
Bonding Diagram



Note:

Use 0.003" x 0.0005" Gold Ribbon for bonding. RF input and output bonds should be less than 0.015" long with stress relief. V_d should be biased from 1 supply on both sides as shown. V_G can be biased from either or both sides from 1 supply.

Recommended Procedure for Biasing and Operation

CAUTION: LOSS OF GATE VOLTAGE (V_G) WHILE DRAIN VOLTAGE (V_D) IS PRESENT MAY DAMAGE THE AMPLIFIER CHIP.

The following sequence of steps must be followed to properly test the amplifier:

Step 1: Turn off RF input power.

Step 2: Connect the DC supply grounds to the ground of the chip carrier. Slowly apply negative gate bias supply voltage of -1.5 V to V_G .

Step 3: Slowly apply positive drain bias supply voltage of +5 V to V_D .

Step 4: Adjust gate bias voltage to set the quiescent current of $I_{DQ}=700$ mA.

Step 5: After the bias condition is established, the RF input signal may now be applied at the appropriate frequency band.


Step 6: Follow turn-off sequence of:

- (i) Turn off RF input power.
- (ii) Turn down and off drain voltage (V_D).
- (iii) Turn down and off gate bias voltage (V_G).

Application Information Auto-Bias Circuit


Note:

An example of an auto bias sequencing circuit to apply negative gate voltage and positive drain voltage for the above procedure is shown below.




Performance
Data

iTR39000 Gain Vs. Frequency
 $V_D=5V, I_D=700mA$




iTR39000 Saturated Pout Vs. Frequency
 $V_D=5V, I_D=700mA$



Performance Data


iTR39000 S-Parameters Vs. Frequency

$V_D=5V$ $I_{DQ}=700mA$



Output Power, Power Added Efficiency, Gain and Compression

Bias Conditions: $V_D=5V$ $I_{DQ}=700mA$ $F=37$ GHz



Performance
Data

iTR39000 OIP3 Vs. Output Power/Tone
 $V_D=5V, I_{DQ} = 700mA, \text{ Tone Sep } 10 \text{ MHz}$

