

Description	The iTR39100 is a high efficiency power amplifier designed for use in point to point radio, point to multi-point communications, LMDS and other millimeter wave applications. The iTR39100 is a 3-stage GaAs MMIC amplifier utilizing an advanced 0.15µm gate length Power PHEMT process and can be used in conjunction with other driver or power amplifiers to achieve the required total power output.						
Features	 № 18 dB small signal gain (typ.) № 30 dBm saturated power out (typ.) ♦ Circuit contains individual source vias ♦ Chip Size 4.28 mm x 3.19 mm x 50 µm 						
Absolute Ratings	Negative DC Simultaneous Positive DC 0 RF Input Pow Operating Ba Storage Tem Thermal Res	s (Vd - Vg) Current wer (from 50 Ω sc ase plate Temper aperature Range	ource)	Symbol Vd Vg Vdg I _D P _{IN} T _c T _{stg} R _{jc}	Value + 6 - 2 + 8 1392 18 -30 to +85 -55 to +125 9	Unit Volts Volts MA dBm °C °C °C °C/W	
Electrical Characteristics (At 25°C) 50 Ω system, Vd=+5 V, Quiescent current (Idq) = 1000 mA	Parameter Frequency Range Gate Supply Voltage (Vg) ¹ Gain Small Signal Pin=0 dBm Gain Variation vs. Frequency Power Output at P1 dB Compression Power Output Saturated (Pin=+14.5 dBm) Drain Current at Pin=0 dBm Note: 1. Typical range of the negative	37 -0.2 4 16 18 +/-1.5 29 29 1000 28 30 1000	ax Unit 0 GHz V dB dB dBm dBm mA	Drain Cu at Psat Power A (PAE) a OIP3 (17 (10 MH Input Re (Pin=0 Output R (Pin=0	urrent B Compression urrent dded Efficiency at P1dB 7 dBm/Tone) z Tone Sep.) turn Loss dBm) Return Loss dBm)	Min Typ 1160 1200 17 35 10 7	Max Unit mA mA dBm dB dB


Page 1 of 7

R3.1 Sept. 23, 2004 Doc. 1342



	Application	CAUTION: THIS IS AN ESD SENSITIVE DEVICE				
	Information	Chip carrier material should be selected to have GaAs compatible thermal coefficient of expansion and high thermal conductivity such as copper molybdenum or copper tungsten. The chip carrier should be machined, finished flat, plated with gold over nickel and should be capable of withstanding 325°C for 15 minutes.				
		Die attachment for power devices should utilize Gold/Tin (80/20) eutectic alloy solder and should avoid hydrogen environment for PHEMT devices. Note that the backside of the chip is gold plated and is used as RF and DC Ground.				
ataS		These GaAs devices should be handled with care and stored in dry nitrogen environment to prevent contamination of bonding surfaces. These are ESD sensitive devices and should be handled with appropriate precaution including the use of wrist-grounding straps. All die attach and wire/ribbon bond equipment must be well grounded to prevent static discharges through the device.				
		Recommended wire bonding uses 3 mils wide and 0.5 mil thick gold ribbon with lengths as short as practical allowing for appropriate stress relief. The RF input and output bonds should be typically 12 mils long corresponding to a typical 2 mil gap between the chip and the substrate material.				
	Figure 1 Functional Block Diagram	Drain Supply (VDA & VDB)				
		Ground Gate Supply (Back of Chip) (VGA & VGB)				
	Figure 2 Chip Layout and Bond Pad Locations	0.1256" (3.190mm) 0.1178" (2.994mm)				
	(Chip Size=4.28 mm x 3.19 mm x 50 μm. Back of Chip is RF and DC Ground)					
		0.0 · · · · · · · · · · · · · · · · · ·				
	www.iterrac.com	This is a Production data sheet. See "Product Status Definitions" on Web site or catalog for product development status.iTerra Communications 2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937 Fax(650) 424-1938R3.1 Sept. 23, 2004 Doc. 1342Page 2 of 7				








Recommended Procedure for Biasing and Operation	CAUTION: LOSS OF GATE VOLTAGE (Vg) WHILE DRAIN VOLTAGE (Vd) IS PRESENT MAY DAMAGE THE AMPLIFIER CHIP. The following sequence of steps must be followed to properly test the amplifier:						
	 Step 1: Turn off RF input power. Step 2: Connect the DC supply grounds to the ground of the chip carrier. Slowly apply negative gate bias supply voltage of -1.5 V to Vg. Step 3: Slowly apply positive drain bias supply voltage of +5 V to Vd. Step 4: Adjust gate bias voltage to set the quiescent current of Idq=1000 mA. Step 4: Adjust gate bias voltage to set the ground of Idq=1000 mA. 						
Application Information Auto-Bias Circuit	Note: An example of an auto bias sequencing circuit to apply negative gate voltage and positive drain voltage for the above procedure is shown below.						
	+6v O D2 D1N6098 +6v O D1N6098 D3 R1 C1 D1N6098 D3 R1 C1 R3 + U2 0 LM2941T +2.62V R4 1.2K R2 0 0.47uF 000 5 C2 C2 C2 C3 C2 C3 C3 C3 C4 C3 C3 C4 C3 C3 C4 C3 C2 C3 C4 C3 C2 C4 C4 C4 C3 C4 C4 C4 C4 C4 C4 C4 C4 C4 C4 C4 C4 C4 C4 C4 C4						
	-5v O *-5v Off: +3.33v -5v On: +1.80v • Adj. For -Vg C4 R7 8.2K R8 1.0K 0 0 0 0 0 0 0 0 0 0 0 0 0						






www.iterrac.com

This is a Production data sheet. See "Product Status Definitions" on Web site or catalog for product development status. R3.1 Sept. 23, 2004 Doc. 1342 Page 5 of 7

iTerra Communications 2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937 Fax(650) 424-1938






www.iterrac.com

on Web site or catalog for product development status. R3.1 Sept. 23, 2004 Doc. 1342 Page 6 of 7

2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937 Fax(650) 424-1938



37-40 GHz 1 Watt Power Amplifier MMIC iTR39100



This is a Production data sheet. See "Product Status Definitions" on Web site or catalog for product development status. R3.1 Sept. 23, 2004 Doc. 1342 Page 7 of 7