Features



12V MOSFET Drivers with Output Disable for Multi-Phase Synchronous-Rectified Buck Converter

General Description

The uP1988 is a dual, high voltage MOSFET driver optimized for driving two N-channel MOSFETs in a synchronous-rectified buck converter. Each driver is capable of driving a 5000pF capacitive load with 30ns transition time. This device combined with uPI multi-phase buck PWM controller forms a complete core voltage regulator for advanced microprocessors.

The uP1988 features anti-shoot-through protection that prevents cross-conduction of the external MOSFET while maintains minimum deadtime for optimized efficiency.

This part has integrated bootstrap switch to help minimize the external component count. Both gate drives are turned off by pulling low EN pin or high-impedance at PWM pin, preventing rapid output capacitor discharge during system shutdown.

This device also supports supply input under voltage lockout. The uP1988 is available in a thermally enhanced WQFN3x3-16L package.

Ordering Information

Order Number	Package	Top Marking		
uP1988PQDD	WQFN3x3 - 16L	uP1988P		

Note:

- (1) Please check the sample/production availability with uPI representatives.
- (2) uPI products are compatible with the current IPC/ JEDEC J-STD-020 requirements. They are halogen-free, RoHS compliant and 100% matte tin (Sn) plating that are suitable for use in SnPb or Pb-free soldering processes.


■ All-In-One Synchronous Buck Drivers

- Integrated Bootstrap Switch
- Integrated Gate-to-Source Discharge Resistors
- Anti-Shoot-Through Protection Circuitry
- □ Tri-State Input for Bridge Shutdown
- Output Disable Control Turns Off both MOSFETs
- Under Voltage Lockout for Supply Input
- ☐ High-Side MOSFET Short Power on Protection
- Allow PWM Pin as Multi-Function Setting Application
- WQFN3x3-16L Package
- RoHS Compliant and Halogen Free

Applications


- Desktop CPU Core Voltage Regulators
- High Frequency Low Profile DC/DC Converter
- ☐ High Current Low Voltage DC/DC Converter

Pin Configuration





Typical Application Circuit






Functional Pin Description

Pin No.	Pin Name	Pin Function	
1	PMW2	PWMx Input. This pin receives logic level input and controls the driver outputs. The PWMx pin is in high input impedance state if ENx input is low. When ENx input is high	
12	PMW1	PWMx pin voltage will be pulled to tri-state by internal circuit. The resistor connected from PWMx pin to GND for PWM controller function setting must be greater than $15k\Omega$.	
2,9	GND	Ground for the IC. All voltage levels are measured with respect to this pin.	
3	EN2	Enable Control for PWMx. This pin disables normal operation and forces both UGATEx and LGATEx off when it is pulled low. This pin also controls the state of PWMx pin.When	
6	EN1	the ENx pin is pulled low, the PWMx pin is in high-input impedance state. There is no internal pull-up or pull-low mechanism to this pin.	
4	VCC2	Supply Input for Embedded MOSFET Driverx. Connect this pin to a 12V voltage source, and bypass this pin to GND with at least 1.0uF MLCC placed very close to the	
7	VCC1	VCCx pin.VCCx is the supply input for the embedded MOSFET drivers. This pin supplies current for internal gate drivers.	
5	LGATE2	Lower Gate Driver for Phasex. Connect this pin to the gate of lower MOSFET. This pin	
8	LGATE1	is monitored by the shoot-through protection circuitry to determine when the lower MOSFET has been turned off.	
10	PHASE1	Switch Node for Phase x. This pin is the return path of upper gate driver for phase	
14	PHASE2	x.Connect a capacitor from this pin to BOOTx to form a bootstrap circuit for upper gate driver of the phase x.	
11	UGATE1	Hanner Cote Driver for Phase v. Connect this pin to the gote of phase v. upper MOSEET	
15	UGATE2	Upper Gate Driver for Phase x. Connect this pin to the gate of phase x upper MOS	
13	BOOT1	BOOT for Phase x. Connect a capacitor from this pin to PHASEx to form a bootstrap	
16	BOOT2	circuit for upper gate driver of the phase x.	
Exposed Pad		Ground for the IC. The exposed pad should be well soldered to PCB for effective heat conduction.	



Functional Block Diagram





Functional Description

Enable Control

The EN pin controls PWM pin state and the MOSFET gate driver output state. Logic input low to EN pin disables the gate drivers. Both UGATE and LGATE will be kept low, and PWM pin will be in high input impedance state. Logic input high to EN pin enables the gate drivers after a delay time T_{PDHDEN} as shown in Figure 1. During this time period the PWM pin stays at high input impedance state, both UGATE and LGATE outputs are kept low, and the internal control circuit does not respond to the PWM input voltage. After T_{PDHDEN} expires, both UGATE and LGATE begin to respond to the PWM input. This mechanism is specifically designed for uPl's PWM controller, which uses its PWM pin as a multi-functional pin.




Figure 1. Enable Control, EN

PWM Input

The PWM pin is a tri-state input. Logic high turns on the high-side gate driver and turns off the low-side gate driver once the POR of VCC is granted and EN is kept high. Logic low turns off the high-side gate driver and turns on the low-side gate driver. High impedance input at PWM pin will keep both high-side and low-side gate drivers low and turns off both MOSFETs. The PWM pin voltage is kept around 1.6V by internal bias circuit when floating.

Refer to Figure 1, during T_{PDHDEN}, both UGATE and LGATE are kept low, the PWM pin is in high-input impedance state, and the PWM input will be ignored. For the PWM controller uses its PWM pin as a multi-functional pin, a resistor will be connected from PWM pin to GND to set parameter. Note that this resistor must be greater than $15k\Omega$. Lower resistor value will cause incorrect PWM voltage level at the PWM pin when the PWM controller output is in tristate (high-impedance state).

Low-Side Driver

The low-side driver is designed to drive a ground referenced N-channel MOSFET. The bias to the low-side driver is internally connected to VCC supply and GND. The low-side driver output is out of phase with the PWM input when it is enabled. The low side driver is held low if the EN pin is pulled low or high-impedance at PWM pin.

High-Side Driver

The high-side driver is designed to drive a floating N-channel MOSFET. The bias voltage to the high-side driver is internally connected to BOOT and PHASE pins. An integrated bootstrap switch that is connected between BOOT and VCC pins provides the bias current for the high side gate driver.

The bootstrap capacitor $C_{\rm BOOT}$ is charged to $V_{\rm CC}$ when PHASE pin is grounded by turning on the low-side MOSFET. The PHASE rises to $V_{\rm IN}$ when the high-side MOSFET is turned on, forcing the BOOT pin voltage to $V_{\rm IN}$ + $V_{\rm CC}$ that provides voltage to hold the high-side MOSFET on.

The high-side gate driver output is in phase with the PWM input when it is enabled. The high-side driver is held low if the EN pin is pulled low or high-impedance at PWM pin.

Shoot Through Protection

The shoot-through circuit prevents the high-side and lowside MOSFETs from being turned on simultaneously and conducting destructive large current. It is done by turning on one MOSFET only after the other MOSFET is off already with adequate delay time.

At the high-side off edge, UGATE and PHASE voltages are monitored for anti-shoot-through protection. The low-side driver will not begin to output high until both (V $_{\rm UGATE}$ -V $_{\rm PHASE}$) and V $_{\rm PHASE}$ are lower than 1.2V, making sure the high-side MOSFET is turned off completely.

At the low-side off edge, LGATE voltage is monitored for anti-shoot-through protection. The high-side driver will not begin to output high until V_{LGATE} is lower than 1.2V, making sure the low-side MOSFET is turned off completely.

HSFET Short Circuit Power on Protection

The uP1988 provides a protection function to protect the load device of the converter when the converter is powered on with a damaged high-side MOSFET (its drain and source are shorted together). When VCC rises from 0V and across 4.3V, uP1988 starts to detect PHASE voltage. This detection ends when VCC rises above POR 8V (typical value). During this VCC voltage interval, if the PHASE voltage is greater than 2.2V (typical value), LGATE will go high to turn on the low-side MOSFET to pull down the PHASE voltage to protect the load device. The EN pin will be internally pulled low simultaneously to disable the other MOSFET drivers and the PWM controller. This high-side MOSFET short protection is a latch-off function and can only be reset by VCC re-POR.

Figure 2 illustrates the implementation of supply input to VCC if high-side MOSFET short circuit protection function is used. 5VSB and 12V are connected to VCC through a diode. Thus the VCC is supplied by 5VSB before system power on (before 12V is on) and the high-side MOSFET short circuit protection is activated.



Functional Description




Figure 2. Supply Input to VCC



	Absolute Maximum Rating
(Note 1)	•
BOOTx to PHASEx	
PHASEx to GND	
DC	
< 200ns	
BOOTx to GND	
DC	0.3V to (VCC +15V)
< 200ns	
UGATEx to PHASEx	
	0.3V to (BOOT - PHASE +0.3V)
< 200ns	5V to (BOOT - PHASE +0.3V)
LGATEx to GND	
DC	
< 200ns	
PWMx	
ENx	
Storage Temperature Range	
Junction Temperature	150°C
Lead Temperature (Soldering, 10 sec)	260°C
ESD Rating (Note 2)	
HBM (Human Body Mode)	2kV
MM (Machine Mode)	200V
	Thermal Information
Package Thermal Resistance (Note 3)	
WQFN3x3 - 16L _{0.1A}	68°C/W
WQFN3x3 - 16L θ _{.IC}	6°C/W
Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
	1.47W
	Becommended Operation Conditions
(Note 4)	Recommended Operation Conditions
Operating Junction Temperature Range	
Operating Ambient Temperature Range	
Supply Input Voltage, V _{CC}	
	e device at these or any other conditions beyond those ifications is not implied. Exposure to absolute maximum

- $\textbf{Note 2.} \ \ \textbf{Devices are ESD sensitive.} \ \ \textbf{Handling precaution recommended.}$
- Note 3. θ_{JA} is measured in the natural convection at $T_A = 25^{\circ}\text{C}$ on a low effective thermal conductivity test board of JEDEC 51-3 thermal measurement standard.
- Note 4. The device is not guaranteed to function outside its operating conditions.



Electrical Characteristics


(VCC = 12V, $T_A = 25$ °C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Supply Input							
Supply Current	I _{cc}	EN = 0V		1	3	mA	
VCC POR Rising Threshold	V _{CCRTH}	V _{cc} Rising	7	8	9	V	
VCC POR Falling Threshold	V _{CCHYS}	V _{cc} Falling			4.3	V	
PWM Input							
Input High Level	PWM _H		2.9			V	
Input Low Level	PWM _L				0.4	V	
PWM Floating Voltage	PWM _{FLT}			1.6		V	
PWM Input Current		PWM = 0V	-520	-280	-200	uA	
	I _{PWM}	PWM = 3.3V	0.5	1	1.6	mA	
		PWM = 5V	1	2	2.6	mA	
Enable Control							
Input High	EN _H		2			V	
Input Low	ENL				0.6	V	
Propagation Delay Time	T _{PDHDEN}		1	2	3	us	
	T _{PDLDEN}		60	80	100	ns	
Bootstrap Switch	•						
On Resistance	R _{DS(ON)}	Forward bias current = 1mA		40		Ω	
High Side Driver	•						
Output Resistance, Sourcing	R _{H_SRC}	$V_{BOOT} - V_{PHASE} = 12V, I_{UGATE} = 80mA$		2	4	Ω	
Output Resistance, Sinking	R _{H_SNK}	$V_{BOOT} - V_{PHASE} = 12V, I_{UGATE} = -80mA$		1	2	Ω	
Output Rising Time	T _{RUGATE}	$V_{BOOT} - V_{PHASE} = 12V, C_{LOAD} = 3nF$		35	45	ns	
Output Falling Time	T _{FUGATE}	$V_{BOOT} - V_{PHASE} = 12V, C_{LOAD} = 3nF$		20	30	ns	
Propagation Daloy Time	T _{PDHUG}	V _{BOOT} - V _{PHASE} = 12V		40	65	ns	
Propagation Delay Time	T _{PDLUG}	V _{BOOT} - V _{PHASE} = 12V		20	35	ns	



Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Low Side Driver							
Output Resistance, Sourcing	R_{L_SRC}	$V_{CC} = 12V$, $I_{LGATE} = 80$ mA		2	4	Ω	
Output Resistance, Sinking	R _{L_SNK}	V _{CC} = 12V, I _{LGATE} = -80mA		0.8	1.6	Ω	
Output Rising Time	T _{RLGATE}	$V_{CC} = 12V, C_{LOAD} = 3nF$		35	45	ns	
Output Falling Time	T _{FLGATE}	$V_{CC} = 12V, C_{LOAD} = 3nF$		20	30	ns	
Propagation Delay Time	T _{PDHLG}	V _{cc} = 12V		40	65	ns	
	T _{PDLLG}	V _{cc} = 12V		20	35	ns	
High Side MOSFET Short Protection							
Trigger Level	V _{HSPT}	V _{cc} = 6V, measure PHASE voltage	2	2.2	2.4	V	







Typical Operation Characteristics

PWM (5V/Div) PHASE (5V/Div) PHASE (5V/Div)


 $\label{eq:VNN} Time: 20ns/Div \\ V_{\text{IN}} = 12\text{V,V}_{\text{CC}} = 12\text{ V, Converter Load} = 0\text{A,HSFET} = \\ \text{QM3004*2,LSFET} = \text{QM3006*2, RC Snubber R=} 2.2\Omega, C = 3.3nF \\ \end{array}$




 $\label{eq:linear_property} Time: 20 ns/Div $$V_{IN}=12 V, V_{CC}=12 \ V, \ Converter \ Load=20 A, \ HSFET=2 M3004^*2, LSFET=Q M3006^*2, \ RC \ Snubber \ R=2.2 \Omega, \ C=3.3 nF$




 $\label{eq:local_control_control} \begin{aligned} & \text{Time: 1us/Div} \\ V_{\text{IN}} = & 12\text{V,V}_{\text{Cc}} = & 12\text{ V, Converter Load} = & 0\text{A,} \\ & \text{HSFET} = & \text{QM3004*2,LSFET} = & \text{QM3006*2} \end{aligned}$



 $\label{eq:VN} Time: 20ns/Div \\ V_{IN} = 12 \text{V,V}_{CC} = 12 \text{ V, Converter Load} = 0 \text{A, HSFET} = \\ QM3004*2, LSFET = QM3006*2, RC Snubber R=2.2 \Omega, C = 3.3 \text{nF} \\$




 $\label{eq:local_problem} Time: 20 ns/Div $$V_{N}=12 V, V_{CC}=12 \ V, \ Converter \ Load=20 A, \ HSFET=2 M3004*2, LSFET=Q M3006*2, \ RC \ Snubber \ R=2.2 \Omega, \ C=3.3 nF$




 $\label{eq:local_continuity} Time: 1us/Div \\ V_{IN} = 12V, V_{CC} = 12~V, ~Converter~Load = 0A, \\ HSFET = QM3004*2, LSFET = QM3006*2$




Typical Operation Characteristics




 $\label{eq:local_local_local} Time: 40ns/Div \\ V_{_{IN}}\!\!=\!\!12V, V_{_{CC}}\!\!=\!\!12~V, PWM\!=\!\!30ns, Converter~Load=5A, \\ HSFET\!=\!QM3004^*2, LSFET\!=\!QM3006^*2$



 $\label{eq:constraints} \begin{aligned} & \text{Time: 400ns/Div} \\ & \text{V}_{\text{CC}} = 12\text{V, PWM} = 1.8\text{MHz, D=40\%,} \\ & \text{HSFET} = \text{QM3004*2,LSFET=QM3006*2} \end{aligned}$



Time : 2ms/Div Use ATX power, V_{IN} =12V, V_{CC} =12 V





 $\label{eq:constraints} Time: 400 ns/Div \\ V_{CC} = 12 V, PWM = 1.8 MHz, D = 40\% \\ HSFET = QM3004*2, LSFET = QM3006*2$




Package Information

WQFN3x3 - 16L







Note

1. Package Outline Unit Description:

BSC: Basic. Represents theoretical exact dimension or dimension target

MIN: Minimum dimension specified. MAX: Maximum dimension specified.

REF: Reference. Represents dimension for reference use only. This value is not a device specification.

TYP. Typical. Provided as a general value. This value is not a device specification.

2. Dimensions in Millimeters.

3. Drawing not to scale.

4. These dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm.



Important Notice

uPI and its subsidiaries reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

uPI products are sold subject to the taerms and conditions of sale supplied at the time of order acknowledgment. However, no responsibility is assumed by uPI or its subsidiaries for its use or application of any product or circuit; nor for any infringements of patents or other rights of third parties which may result from its use or application, including but not limited to any consequential or incidental damages. No uPI components are designed, intended or authorized for use in military, aerospace, automotive applications nor in systems for surgical implantation or life-sustaining. No license is granted by implication or otherwise under any patent or patent rights of uPI or its subsidiaries.

COPYRIGHT (c) 2017, UPI SEMICONDUCTOR CORP.

uPI Semiconductor Corp.

Headquarter 9F.,No.5, Taiyuan 1st St. Zhubei City, Hsinchu Taiwan, R.O.C.

TEL: 886.3.560.1666 FAX: 886.3.560.1888

Sales Branch Office 12F-5, No. 408, Ruiguang Rd. Neihu District, Taipei Taiwan, R.O.C.

TEL: 886.2.8751.2062 FAX: 886.2.8751.5064