

Compact Dual-Phase Synchronous-Rectified Buck Controller

General Description

The uP6203 is a compact dual-phase synchronous-rectified Buck controller specifically designed to deliver high quality output voltage for high power applications. This part is capable of delivering up to 60A output current owing to its embedded bootstrapped drivers that support 12V + 12V driving capability. The uP6203 features configurable gate driving voltage for maximum efficiency and optimal performance. The built-in bootstrap diode simplifies the circuit design and reduces external part count and PCB space.

The output voltage is precisely regulated to internal 0.6V or external reference voltage from 0.4V to 3.3V. The uP6203 adopts lossless $R_{\text{DS(ON)}}$ current sensing technique for channel current balance and over current protection.

A MODE pin programs single- or dual- phase operation that makes the uP6203 ideally suitable for dual power input applications such as PCIE interfaced graphic cards. When programmed as automatic mode, the uP6203 operates in single phase at light load condition and maintains high efficiency over the output current range.

This part features comprehensive protection functions including over current protection, input/output under voltage protection, over voltage protection and over temperature protection.

Other features include adjustable soft start, adjustable operation phase, and quick response to step load transient. With aforementioned functions, this part provides customers a compact, high efficiency, well-protected and cost-effective solutions. This part is available in spacing-saving VQFN4x4-24L package.

Ordering Information

Order Number	Package Type	Remark
uP6203AQAG	VQFN4x4 - 24L	

Note: uPI products are compatible with the current IPC/ JEDEC J-STD-020 requirements. They are halogen-free, RoHS compliant and 100% matte tin (Sn) plating that are suitable for use in SnPb or Pb-free soldering processes.


_ Features

- Operate with 4.5V ~13.2V Supply Voltage
- Support Single- and Two- Phase Operation
- □ ±2.0% Over Line Voltage and Temperature
- Simple Single-Loop Voltage-Mode Control
- 12V Bootstrapped Drivers with Internal Bootstrap Diode
- □ Lossless R_{DS(ON)} Current Sensing
- Adjustable Operation Frequency form 50kHz to 1MHz Per Phase
- External Compensation
- Adjustable Over Current Protection
- Adjustable Soft Start
- VQFN4x4 -24L Package
- RoHS Compliant and 100% Lead (Pb)-Free

Applications


- Middle-High End GPU Core Power
- High End Desktop PC Memory Core Power
- Low Output Voltage, High Power Density DC-DC Converters
- Voltage Regulator Modules

Pin Configuration






Typical Application Circuit



9V Driving Voltage



12V Driving Voltage




No.	Name	Pin Function
1, 12, 13	NC	Not Internally Connected.
2, 17	PGND	Power Ground for the IC. These pins are ground returns for the gate drivers. Tie this pin to the ground island/plane through the lowest impedance connection available.
3	UGATE1	Upper Gate Driver Output for Channel 1. Connect this pin to the gate of upper MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off.
4	BOOT1	Bootstrap Supply for the floating upper gate driver of channel 1. Connect the bootstrap capacitor C_{BOOT} between BOOT1 pin and the PHASE1 pin to form a bootstrap circuit. The bootstrap capacitor provides the charge to turn on the upper MOSFET.
5	AGND	All voltages levels are measured with respect to this pin. Tie this pin to the ground island/plane through the lowest impedance connection available.
6	REFIN	External Reference Input. This is input pin of external reference voltage. If external reference voltage is not available, connect this pin to VCC5 for internal 0.6V reference.
7	MODE	Operation Phase Control Input. Connect a resistor R_{MODE} form this pin to GND to set the threshold current level for single and dual phase operations. The uP6203 operates in daul phase if the output current is higher than the threshold current level, in single phase if the output current is lower than the threshold current level, see the related sections for detail. Let this pin open for always dual phase operation. Tie this pin to GND for always single phase operation. Both upper and lower switches of Phase2 are turned off when operating in single phase.
8	IMAX	Output Current Indication. Connect this pin with resistor to ground to set the output over current protection level.
9	RT	Operation Frequency Setting. Connecting a resistor between this pin and AGND to set the operation frequency.
10	COMP	Error Amplifier Output. This is the output of the error amplifier (EA) and the non-inverting input of the PWM comparators. Use this pin in combination with the FB pin to compensate the voltage-control feedback loop of the converter.
11	FB	Feedback Voltage. This pin is the inverting input to the error amplifier. A resistor divider from the output to GND is used to set the regulation voltage.
14	SS/EN	Soft Start Output. Connect a capacitor from this pin to AGND to set the soft start interval. Pulling low this pin dwon to 0.4V shuts down the uP6203.
15	BOOT2	Bootstrap Supply for the floating upper gate driver of channel 2. Connect the bootstrap capacitor between BOOT2 pin and the PHASE2 pin to form a bootstrap circuit. The bootstrap capacitor provides the charge to turn on the upper MOSFET.
16	UGATE2	Upper Gate Driver Output for Channel 2. Connect this pin to the gate of upper MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off.
18	PHASE2	Switch Node for Channel 2. Connect this pin to the source of the upper MOSFET and the drain of the lower MOSFET. This pin is used as the sink for the UGATE2 driver. This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off.
19	LGATE2	Lower Gate Driver Output for Channel 2. Connect this pin to the gate of lower MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the lower MOSFET has turn off.



No.	Name	Pin Function
20	VCC12	Supply Voltage. This pin is the input pin of the internal 9V LDO, providing current for VCC9 pin. Place a minimum 1uF ceramic capacitor physically near the pin to locally bypass the supply voltage.
21	VCC9	Supply Input. This pin in the output of the internal 9V LDO regulator. This pin provides current for lower gate drivers and bootstrap circuit for upper drivers.
22	VCC5	Supply Input. This pin receives a well-decoupled supply voltage form 4.5V to 5.5V and provides bias current for the internal control circuit. Bypass this pin with a minimum 1uF ceramic capacitor physically near it.
23	LGATE1	Lower Gate Driver Output for Channel 1. Connect this pin to the gate of lower MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the lower MOSFET has turn off.
24	PHASE1	Switch Node for Channel 1. Connect this pin to the source of the upper MOSFET and the drain of the lower MOSFET. This pin is used as the sink for the UGATE driver. This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off.
Exposed Pad PGND		Power Ground. Tie this pin to the ground island/plane through the lowest impedance connection available.

Functional Block Diagram





The uP6203 is a compact dual-phase synchronous-rectified Buck controller specifically designed to deliver high quality output voltage for high power applications. This part is capable of delivering up to 60A output current thanks to its embedded bootstrapped drivers that support 12V + 12V driving capability. The built-in bootstrap diode simplifies the circuit design and reduces external part count and PCB space.

The output voltage is precisely regulated to internal 0.6V reference voltage or external reference voltage from 0.4V to 3.3V. The uP6203 adopts $R_{\rm DS(ON)}$ current sensing technique for channel current balance, and over current protection.

This part features comprehensive protection functions including over current protection, input/output under voltage protection, over voltage protection and over temperature protection.

Other features include internal soft start, adjustable operation phase number and quick response to step load transient. With aforementioned functions, this part provides customers a compact, high efficiency, well-protected and cost-effective solutions. This part is available in VQFN4x4 - 24L packages.

Internal 9V LDO Regulators

The uP6203 integrates a 9V LDO regulator for gate drivers as shown in Figure 1. The 9V LDO receives input voltage at VCC12 pin and outputs a regulated voltage at VCC9 pin for the lower gate drivers and the bootstrap circuit for the upper gate drivers, providing flexible gate driving voltage for maximum efficiency and optimal performance. When driving with 9V gate voltage, the converter reduces 25% power dissipation in the drivers and maintains high efficiency comparing to 12V driving voltage. This enables the uP6203 to drive MOSFETs with large input capacitors and provides up to 60A output current without overheating the controller itself.

When the VCC12 pin is left open, the VCC9 pin could received well decoupled 4.5V~13.2V voltage for gate drivers as shown in Figure 2. Since the uP6203 adopts $R_{\scriptscriptstyle DS(ON)}$ current sensing technique for current balance and over current protection, always consider the $R_{\scriptscriptstyle DS(ON)}$ with the lowest possible gate driving voltage. If the gate driving voltage is expected to be lower than 7V, special consideration should be paid to the threshold voltage of the MOSFETs.

Bootstrap diodes are embedded to facilitates PCB design and reduce the total BOM cost. No external Schottky diode is required. However, if the VCC9 pin voltage is expected to be lower than 5V, external Schottky diode is highly recommended to get highest gate driving voltage for high side MOSFET.




Figure 1. 9V Drive Application




Figure 2. Bypass the Internal 9V LDO Regulator.

The VCC9 pin should be locally bypassed by a minimum 1uF ceramic. Place the capacitor physically near the VCC9 pin.

The VCC5 pin receives a well-decoupled 4.5V~5.5V voltage for internal control circuits. The VCC5 pin should be locally bypassed by a minimum 1uF ceramic. Place the capacitor physically near the VCC5 pin.

Power On Reset and Initialization

The uP6203 continuously monitors VCC9 and VCC5 pins voltage for power on reset (POR) to ensure the supply voltage is high enough for normal operation of the device. The POR threshold level is typically 4.3V at VCC5 and VCC9 rising.

Reference Voltage Selection

The uP6203 features selectable internal or external reference voltage. The REFIN voltage level is checked at POR to select the desired reference voltage. Internal 0.6V reference voltage is selected if $V_{\text{REFIN}} > 3.3V$ at POR, otherwise external reference voltage is selected. Once



selected, the reference source is fixed and can only be programmed at next POR.

The REFIN sources a 1uA current and pulls its voltage to 5V if this pin is left open when POR is granted. This selects the internal 0.6V reference voltage. If the external reference voltage is higher than 3.3V before POR, it may cause uP6203 to select internal 0.6V reference voltage which should be avoided.

Oscillation Frequency Programming

A resistor $R_{\rm RT}$ connected to RT pin programs the oscillation frequency as:

$$f_{OSC} = 200 \times (\frac{30 (k\Omega)}{R_{RT}(k\Omega)})^{0.92} \tag{kHz}$$

Figure 3 shows the relationship between oscillation frequency and $\ensuremath{R_{\mathrm{RT}}}.$




Figure 3. Switching Frequency vs. R_{RT}.

Soft Start

Once POR releases, the uP6203 initiates its soft start cycle. Figure 4 shows the softstart cycle with external reference voltage. A 10uA current charges the soft start capacitor $C_{\rm ss}$ and makes its voltage $V_{\rm ss}$ linearly ramp up. The $V_{\rm ss}$ clamps reference voltage $V_{\rm REF}$ with a MOSFET threshold voltage gat at non-inverting input of the error amplifier. Accordingly, the output voltage will softly ramp up and draw minimum inrush current from the power bus.

The uP6203 features pre-bias start-up capability. If the output voltage is pre-biased with a voltage, say $V_{\mbox{\tiny BIAS}}$, that accordingly makes $V_{\mbox{\tiny FB}}$ higher than reference voltage ramping $V_{\mbox{\tiny REF}}$. The error amplifier keeps $V_{\mbox{\tiny COMP}}$ lower than the valley of the sawtooth waveform and makes PWM comparators output low until the ramping $V_{\mbox{\tiny REF}}$ catches up the feedback voltage. The uP6203 keeps both upper and

lower MOSFETs off until the first pulse takes place.




Figure 4. Timing Diagram of Soft Start Interval.

The uP6203 claims soft start end when $\rm V_{REF}$ catches up $\rm V_{REFIN}$. The total soft start time with external reference voltage is about

$$t_{SS} = \frac{C_{SS}(V_{REFIN} + 0.8V)}{10uA}$$

where 0.8V accounts for the delay time caused by the MOSFET threshold voltage. When external reference voltage changes, the slew rate of V_{REF} is also limited by the soft start mechanism. Consequently, this results in a smooth output voltage transition during external reference voltage change. The soft start also acts as the timer during OCP and UVP hiccups as described in the later sections.

Channel Current Sensing

The uP6203 extracts phase currents for current balance and over current protection by parasitic on-resistance of the lower switches when turn on as shown in Figure 5.




Figure 5. $R_{DS(ON)}$ Current Sensing Scheme

The GM amplifier senses the voltage drop across the lower switch and converts it into current signal each time it turns on. The sampled and held current is expressed as:

$$I_{CSX} = 3.3 \times I_{LX} \times R_{DS(ON)} \times 10^{-4} + 6.6uA$$



where I_{LX} is the phase X current in Ampere, $R_{DS(ON)}$ is the onresistance of low side MOSFET in Ω , 6.6uA is a constant to compensate the offset of the current sensing circuit. **Note that the valley inductor current is sampled and held.** The sampled and held current is the averaged inductor current minus half of inductor ripple current:

$$I_{LX_SH} = I_{LX_AVG} - 1/2 \times \Delta I_{LX}$$

One half of the summation of the sampled and held current signal ($I_{CS1} + I_{CS2}$)/2 is injected to the IMAX pin, that results in a voltage V_{IMAX} across the resistor R_{IMAX} connecting IMAX and AGND.

$$\begin{split} &V_{IMAX} = \frac{(I_{CS1} + I_{CS2})}{2} \times R_{IMAX} \\ &= \frac{[3.3 \times (I_{L1}_{SH} + I_{L2}_{SH}) \times R_{DS(ON)} \times 10^{-4} + 13.2uA]}{2} \times R_{IMAX} \end{split}$$

Take I $_{\rm LX}$ = 20A, $\Delta I_{\rm LX}$ = 4A, R $_{\rm DS(ON)}$ = $6m\Omega$, and R $_{\rm IMAX}$ = $30k\Omega$ for example, V $_{\rm IMAX}$ is calculated as:

$$V_{IMAX} = \frac{[3.3 \times (20 - 4)A \times 2 \times 6m\Omega \times 10^{-4} + 13.2uA]}{2} \times 30k\Omega$$
= 1.27V

Over Current Protection

 V_{IMAX} is compared with a 3.0V reference voltage for over current protection. If V_{IMAX} is higher than 3.0V, OCP is activated. Take above setting for example, the output current for OCP is calculated as:

$$3.0V = \frac{[3.3 \times (I_{OUT} - 4)A \times 6m\Omega \times 10^{-4} + 13.2uA]}{2} \times 30k\Omega$$

$$I_{OUT} = 98.3A$$

The uP6203 features hiccup and shutdown mode OCP. If OCP takes place after soft start end, the uP6203 turns off both upper and lower MOSFETs and discharges the $C_{\rm ss}$ with a constant current of 10uA. When $V_{\rm ss}$ touches down 0.4V, the uP6203 initiates another soft start cycle. The uP6203 shuts down after 3 times hiccups. If the OCP takes place during soft start cycle, the uP6203 turns off both upper and lower MOSFETs but keeps charging the $C_{\rm ss}$ with a constant current of 10uA until the soft start end. The shutdown status can only be reset by POR function. Figure 6, and Figure 7 illustrate the OCP behaviors during soft start and after soft start end respectively.

Note that on-resistance of a MOSFET is highly dependent of gate voltage and temperature. Always consider the highest temperature and lowest gate voltage.

Note that the valley value of the inductor is sampled and held just before the lower switch is to turn off.

The ripple current of the inductor should be considered when calculating over current protection level.




Figure 6. OCP during Soft Start




Figure 7. OCP after Soft Start End.

Current Balance

The uP6203 fine tunes the duty cycle of each channel for current balance according to the sensed inductor current signals as shown in Figure 8. If the current of channel 1 is smaller than the current of channel 2, the uP6203 increases the duty cycle of the corresponding phase to increase its phase current accordingly, vice verse.




Figure 8. Current Balance Scheme of uP6203.



Automatic Phase of Operation Selection

The uP6203 features automatic phase of operation selection according to load current. A current I_{MODE} flows through the resistor R_{MODE} connecting MODE pin and AGND.

$$I_{MODE} = 0.6V/R_{MODE}$$

where 0.6V is the nominal voltage at MODE pin.

If the $I_{\rm IMAX}$ is smaller than 2/5 of $I_{\rm MODE}$, the uP6203 operates in single phase by turning off phase 2. If the $I_{\rm IMAX}$ is higher than 3/5 of $I_{\rm MODE}$, the uP6203 operates in dual phase.

Take ΔI_{LX} = 4A, $R_{DS(ON)}$ = $6m\Omega$, and R_{MODE} = $30k\Omega$ for example, I_{MODE} is calculated as $0.6V/30k\Omega$ = 20uA. The threshold level of output current for entering single phase operation is calculated as:

$$\frac{2 \times I_{MODE}}{5} = \frac{[3.3 \times (I_{OUT} - 4)A \times 6m\Omega \times 10^{-4} + 13.2uA]}{2}$$

$$I_{OUT} = 5.4A$$

The threshold level of output current for entering dual phase operation is calculated as:

$$\frac{3 \times I_{MODE}}{5} = \frac{[3.3 \times (I_{OUT} - 2)A \times 6m\Omega \times 10^{-4} + 6.6uA]}{2}$$

$$I_{OUT} = 10.8A$$

Note that when operated in single phase, the rated current is reduced to **80** percents of normal level. Continuous demanding high current may damage the converter.

Manual Phase of Operation Selection

The uP6203 supports manual selecting single- or dual-phase operation. If I_{MODE} is higher than 150uA, the uP6203 operates in forced single phase mode. If I_{MODE} is smaller than 4uA, the uP6203 operates in forced dual phase mode. This feature is important for PCIE interfaced graphic cards where neither bus power nor external power is capable of delivering full load current. Configure the converter as shown in Figure 9. Power the phase 1 converter by PCIE bus power and power the phase 2 converter by external power. If the external power code is not plugged into the socket, the External Power Detection, $I_{\text{MODE}} = 0.6\text{V/3kohm} > 150\text{uA}$ and the uP6203 operates in single phase mode. The uP6203 could provide limited current to GPU for required operation when external power is not plugged.




Figure 9. Single/Two Phase Operation

Two-phase operation will make the phase 2 converter acts like a boost converter if the external power is not available, boosting the output voltage to the input voltage. The relationship between input voltage and output voltage is governed by conventional boost converter equation. Offset of the current balance function may make the duty cycle of phase 2 converter smaller than that of phase 1 converter. This results in external power higher than 15V that may damage the input capacitors and other devices. Figure 9 configuration turns off phase 2 converter when the external power is not available, thus eliminates the possibility of over voltage on input capacitors and other devices of the phase 2 converter.

Note that **when operated in single phase**, the over current protection level is reduced to **70 percents** of normal level. Continuous demanding high current may damage the converter.

$$0.7 \times 3.0 V = \frac{[3.3 \times (I_{L1_SH})A \times R_{DS(ON)} \times 10^{-4} + 6.6 uA]}{2} \times R_{IMAX}$$

Take ΔI_{LX} = 4A, $R_{DS(ON)}$ = 6m Ω , and R_{IMAX} = 30k Ω for example, OCP level in single phase operation is calculated as:

$$2.1V = \frac{[3.3 \times (I_{OUT} - 2)A \times 6m\Omega \times 10^{-4} + 6.6uA]}{2} \times 30k\Omega$$

$$I_{OUT} = 63.2A$$

Note that when operating in forced single phase mode, the uP6203 starts up with single phase operation. When operating in automatic selection mode, the uP6203 starts up with dual phase operation, no matter what level the load current is. The mode selection is enabled only after the uP6203 claims soft start end.



	Absolute Maximum Rating
Supply Input Voltage, VCC12 (Note 1)	0.3V to +15V
BOOTx to PHASEx	
PHASEx to GND	
< 200ns	
BOOTx to GND	
< 200ns	
UGATEx to PHASEx	
	0.3V to (BOOTx - PHASEx +0.3V)
	5V to (BOOTx - PHASEx + 0.3V)
LGATEx to GND	
	5V to VCC12 + 0.3V
VCC9	0.3V to VCC12 + 0.3V
VCC5	
Other Pins	
Storage Temperature Range	
Junction Temperature	150°C
Lead Temperature (Soldering, 10 sec)	
ESD Rating (Note 2)	
	2kV
	200V
	Thermal Information
	Thermal information
Package Thermal Resistance (Note 3)	
VQFN4x4 - 24L θ_{JA}	40°C/W
VQFN4x4 - 24L θ_{JC}	6°C/W
Power Dissipation, P_D @ TA = 25°C	
VQFN4x4 - 24L	2.5W
	Recommended Operation Conditions
Operating Junction Temperature Range (Note 4)	
Operating Ambient Temperature Range	
Supply Input Voltage, V _{CC5}	



Electrical Characteristics

(VCC12 = 12V, VCC9 = 9V, VCC5 = 5		•	3.51	_		11. 14
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Supply Input						
Supply Input Voltage	V _{CC12}		10.8		13.2	V
Vias Voltage	V _{CC5}		4.5		5.5	V
Regulated Bias Voltage	V _{CC9}	V_{CC12} = 12V, V_{FB} = 0.7V, No Switching	8	9	10	V
Supply Current	I _{CC12}	UGATE and LGATE Open; Switching Guaranteed by Design	4	5	6	mA
Quiescent Supply Current	l _{CC9_Q}	V _{FB} = 0.7V, No Switching Guaranteed by Design	1.5	2	2.5	mA
VCC9 POR Threshold	V _{CC9RTH}	V _{CC9} Rising.	3.8	4.3	4.2	V
VCC9 POR Hysteresis	V _{CC9HYS}			0.3		V
VCC5 POR Threshold	V _{CC5RTH}	V _{CC5} Rising.	4.1	4.3	4.5	V
VCC5 POR Hysteresis	V _{CC9HYS}			0.15		V
Oscillator			•	•		
Free Running Frequency	f _{osc}	$R_{RT} = 30k\Omega$	185	210	235	kHz
Frequency Variation		$R_{RT} = 30k\Omega$	-10		10	%
Frequency Range			50		1000	kHz
Maximum Duty Cycle			82	87	92	%
Minimum Duty Cycle				0		%
Ramp Amplitude	$\Delta V_{ m osc}$	Guaranteed by Design	3.8	4	4.2	V _{P-P}
Reference Voltage			•	•		
Nominal Feedback Voltage	V _{FB}	V _{CC12} = 12V, V _{COMP} = 1.2V	0.59	0.6	0.61	V
Error Amplifier						
Open Loop DC Gain	AO	Guaranteed by Design	60	70		dB
Gain-Bandwidth Product	GBW	Guaranteed by Design	6	10		MHz
Slew Rate	SR	Guaranteed by Design	3	6		V/us
Trans-conductance	GM	$R_{LOAD} = 20k\Omega$	1200	1400		uA/V
Maximum Current (Source & Sink)	COMP	V _{COMP} = 1.6V	220	280		uA
Current Sense	COMP	COMP				
Current Sense Trans-conductance	GM	$\Delta I_{\text{MAX}} / (\Delta V_{\text{PHASE1}} + \Delta V_{\text{PHASE2}})$ $\bigcirc R_{\text{MAX}} = 30 \text{k}\Omega$	600	660	720	uA/V
Over Current Threshold	V _{IMAX}	$R_{\text{IIMAX}} = 30 \text{k}\Omega$	2.7	3.0	3.3	V
Mode Pin Voltage	V _{MODE}		0.58	0.60	0.62	V
Forced Single Phase Operation Threshold	I _{IMODE}		150			uA
Forced Dual Phase Operation Threshold	I _{IMODE}				4	uA




Electrical Characteristics


Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Gate Driver							
Upper Gate Sourcing	R _{HG_SRC}	I _{HG} = 100mA sourcing		3	6	Ω	
Upper Gate Sinking	R _{HG_SNK}	I _{HG} = 100mA sinking		2	4	Ω	
Lower Gate Source	R _{LG_SRC}	I _{LG} = 100mA sourcing		2.5	5	Ω	
Lower Gate Sink	R _{LG_SNK}	I _{LG} = 100mA singking		1.3	2.6	Ω	
Dead Time	T _{DT}			30		ns	
Soft Start							
Soft Start Current	l _{ss}	V _{SS} = 0V	7	10	13	uA	
Re-Soft Start Threshold Level	V _{SS_HICCUP}			0.5		V	
Protection							
Over Temperature Protection		Guaranteed by Design	140	150	160	οС	
Over Temperature Hysteresis				20		οС	


- **Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precaution recommended.
- **Note 3.** θ_{JA} is measured in the natural convection at T_A = 25°C on a low effective thermal conductivity test board of JEDEC 51-3 thermal measurement standard.
- **Note 4.** The device is not guaranteed to function outside its operating conditions.





Typical Operation Characteristics




















Typical Operation Characteristics




 $R_{MODE} = 30k\Omega$








Time (10us/Div) dual phase to single phase transition




Time (5us/Div) sigle phase to dual phase transition





Time (5ms/Div)
REFIN 0V to 2.0V Triangle Wave



Typical Operation Characteristics













Application Information

This page is intentionally left blank and will be update later.




Package Information





Bottom View - Exposed Pad





Recommended Solder Pad Pitch and Dimensions

Note

- 1. Package Outline Unit Description:
 - BSC: Basic. Represents theoretical exact dimension or dimension target
 - MIN: Minimum dimension specified.
 - MAX: Maximum dimension specified.
 - REF: Reference. Represents dimension for reference use only. This value is not a device specification.
 - TYP. Typical. Provided as a general value. This value is not a device specification.
- 2. Dimensions in Millimeters.
- 3. Drawing not to scale.
- 4. These dimensions do not include mold flash or protrusions. Mold flash or protrusions shell not exceed 0.15mm.