

# 3/2/1-Phase Synchronous-Rectified Buck Controller for GPU Power

# **General Description**

The uP9510 is a 3/2/1-phase synchronous-rectified buck controller specifically designed to work with  $10.8V \sim 13.2V$  input voltage and deliver high quality output voltage for high-performance graphic processor power.

The uP9510 adopts proprietary RCOT™ technology, providing flexible selection of output LC filter and excellent transient response to load and line change.

The uP9510 supports NVIDIA Open Voltage Regulator-2+ with PWMVID feature. The PWMVID input is buffered and filtered to generate accurate reference voltage, and the output voltage is precisely regulated to the reference input.

The uP9510 integrates two bootstrapped MOSFET gate drivers and one PWM output achieving optimal balance between cost and flexibility. The uP9510 uses MOSFET  $R_{\rm DS(ON)}$  current sensing for channel current balance.

Other features include accurate and reliable over current limit protection, adjustable on-time setting, power saving control input, and power good output. This part is available in VQFN4x4 - 24L package.

# **Ordering Information**

Order Number	Package Type	Top Marking
uP9510PQAG	VQFN4x4 - 24L	uP9510P

### Note:

- (1) Please check the sample/production availability with uPI representatives.
- (2) uPI products are compatible with the current IPC/ JEDEC J-STD-020 requirement. They are halogen-free, RoHS compliant and 100% matte tin (Sn) plating that are suitable for use in SnPb or Pb-free soldering processes.


. Features

- Support NVIDIA's Open VReg Type-2+ PWMVID Technology
- Input Voltage Range 10.8V ~ 13.2V
- Robust Constant On-Time Control
- 3/2/1 Phase Operation
- Two Integrated MOSFET Drivers with Shoot-Through Protection and Internal Bootstrap Schottky Diode
- Adjustable Current Balancing by R<sub>DS(ON)</sub> Current Sensing
- Adjustable Operation Frequency
- External Compensation
- Dynamic Output Voltage Adjustment
- Adjustable Per-Phase Over Current Limit
- Adjustable Soft-Start Time
- Power Good Indication
- Over Voltage Protection
- Under Voltage Protection
- Over Temperature Protection
- RoHS Compliant and Halogen Free

# Applications

- Middle-High End GPU Core Power
- ☐ High End Desktop PC Memory Core Power
- Low Output Voltage, High Power Density DC-DC Converters
- Voltage Regulator Modules


# Pin Configuration





# **Typical Application Circuit**

### 1-Phase Mode




\*Note 1 : Programs per-phase over current limit threshold. \*Note 2 : Programs output ramp-up time during power on.



# **Typical Application Circuit**

### 2-Phase Mode




\*Note 1 : Programs per-phase over current limit threshold. \*Note 2 : Programs output ramp-up time during power on.



# **Typical Application Circuit**

### 3-Phase Mode




\*Note 1 : Programs per-phase over current limit threshold. \*Note 2 : Programs output ramp-up time during power on.



No.	Name	Pin Function
1	BOOT1	<b>BOOT for Phase 1.</b> Connect a capacitor form this pin to PHASE1 to form a bootstrap circuit for upper gate driver of the phase 1.
2	UGATE1	Upper Gate Driver for Phase 1. Connect this pin to the gate of phase 1 upper MOSFET.
3	EN	Enable. Chip enable.
4	PSI	<b>Power Saving Input.</b> An input pin receiving power saving control signal from GPU. PSI input voltage determines the controller operating mode. Do not leave this pin open.
5	VID	VID. PWMVID input pin.
6	REFADJ	Reference Adjustment. PWMVID output pin. Connect this pin with an RC integrator to generate REFIN voltage.
7	REFIN	Reference Input. Connect this pin to an external reference voltage through a resistor or connect to the output of the REFADJ circuit.
8	VREF	Reference Voltage. 2V LDO voltage output pin. Connect an at least 1uF decoupling capacitor between this pin and GND.
9	TON	On-time Setting Pin. Connect a resistor from this pin to VIN to set the on-time of the upper MOSFET. Do NOT add any extra capacitor to this pin.
10	FBRTN	Return for the Reference Circuit. Connect this pin to the ground point where output voltage is to be regulated.
11	FB	Feedback Pin. This pin is the inverting input of the error amplifier.
12	COMP	<b>Compensation Output.</b> This pin is the output of the error amplifier. Connect an RC network from this pin to GND to compensate the voltage control loop.
13	ISEN3	<b>ISEN3.</b> Connect this pin to the PHASE3 pin ONLY with $510\Omega$ resistor to sense phase 3 output current. <b>DO NOT use other resistor.</b>
14	ISEN2	ISEN2. Connect this pin to the PHASE2 pin with a resistor to sense phase 2 output current.
15	ISEN1	ISEN1. Connect this pin to the PHASE1 pin with a resistor to sense phase 1 output current.
16	PGOOD	<b>Power Good Indication.</b> Open-drain structure. Connect this pin to a voltage source with a pull-up resistor.
17	UGATE2	Upper Gate Driver for Phase 2. Connect this pin to the gate of phase 2 upper MOSFET.
18	BOOT2	<b>BOOT for Phase 2.</b> Connect a capacitor form this pin to PHASE2 to form a bootstrap circuit for upper gate driver of the phase 2.
19	PHASE2	<b>Phase Pin for Phase 2.</b> This pin is the return path of upper gate driver for phase 2. Connect a capacitor from this pin to BOOT2 to form a bootstrap circuit for upper gate driver of the phase2.
20	LGATE2	Lower Gate Driver for Phase 2. Connect this pin to the gate of phase 2 lower MOSFET.
21	PVCC	<b>Supply Input for the IC.</b> Voltage power supply of the IC. Connect this pin to a 12V supply through a $2.2\Omega \sim 10\Omega$ resistor and decouple using at least a 1uF ceramic capacitor.
22	PWM3	<b>PWM Output of Phase 3</b> . Connect this pin to the PWM input pin of the companion gate driver. Connect this pin to GND to configure this device as a 2-phase controller.
23	LGATE1	Lower Gate Driver for Phase 1. Connect this pin to the gate of phase 1 lower MOSFET.
24	PHASE1	Phase Pin for Phase 1. This pin is the return path of upper gate driver for phase 1. Connect a capacitor from this pin to BOOT1 to form a bootstrap circuit for upper gate driver of the phase 1.
Ехр	osed Pad	<b>Ground.</b> Tie this pin to ground island/plane through the lowest impedance connection available.



# Functional Block Diagram





### **Supply Input and Power On Reset**

The uP9510 receives supply input from PVCC pin to provide current to gate drivers and internal control circuit. PVCC is continuously monitored for power on reset. The POR level is typical 9V at rising. The TON pin voltage is used for on-time calculation and should be connected to the supply input of power stage.

The uP9510 integrates floating MOSFET gate driver that are powered from the PVCC pin. A bootstrap Schottky diode is embedded to facilitates PCB design and reduce the total BOM cost. No external Schottky diode is required in real applications.

### **Phase Number of Operation (Hardware Setting)**

The uP9510 supports 3/2/1 phase operation. The maximum phase number of operation is determined by checking the PWM3 and ISEN2 status when POR. Connect PWM3 pin to GND and ISEN3 floating for maximum 2-phase operation. Connect ISEN2 pin to PVCC with  $100k\Omega$  resistor and connect PWM3 to GND for maximum 1-phase operation. When configured to 1-phase operation, the components of PHASE2/PHASE3 can be unstuffed. Once selected, the maximum phase number of operation is latched and can only be changed at the next POR.

Table 1. Operation Phase Number Settings

Configuration	Pin Connection, Pull High/Low to Target					
Configuration	PWM3	ISEN3	ISEN2	ISEN1		
2+1 phase						
2 phase	GND	Floating				
1 phase	GND	Floating	PVCC			

Note 1: " -- " denotes normal connection.

Note 2: Use  $100k\Omega$  pull up resistor when pull up to PVCC

Note 3: Strictly follow the table for phase disable. Incorrect

pin pull up/down connection may cause catastrophic fault during start up.

### **Constant On-Time Setting**

The uP9510 adopts a compensated constant-on-time control scheme. A resistor  $R_{\text{TON}}$  connected to TON pin programs the constant on time according to the equation:

$$T_{ON}(ns) = \frac{V_{OUT}}{V_{IN}} \times \frac{R_{TON}}{9} \times 100$$
 (ns)

where  ${\rm R_{TON}}$  is in  $k\Omega,~{\rm V_{IN}}$  is the supply input voltage and  ${\rm V_{OUT}}$  is the output voltage.




Figure 1. Switching Frequency vs. R<sub>TON</sub>

### **Voltage Control Loop and PWMVID Function**

Figure 2 illustrates the voltage control loop of the uP9510. FB and REFIN are negative and positive inputs of the Error Amplifier respectively. The Error Amplifier modulates the COMP voltage  $V_{\text{COMP}}$  of buck converter to force FB voltage  $V_{\text{FR}}$  follows  $V_{\text{RFFIN}}$ .




Figure 2. Voltage Control Loop



The PWMVID signal from GPU is applied to the VID pin, which is the input pin of the internal buffer. This buffer plays the role of level shifting, and the output of this buffer is injected into the external RC integrator to generate REFIN voltage, which can be calculated as:

$$V_{REFIN} = V_{VREF} \times D \times \frac{R2//(R3 + R4 + R5)}{R1 + R2//(R3 + R4 + R5)} \times \frac{R4 + R5}{R3 + R4 + R5} + V_{VREF} \times \frac{R1//(R3 + R4 + R5)}{R2 + R1//(R3 + R4 + R5)} \times \frac{R4 + R5}{R3 + R4 + R5}$$

where  $V_{\text{REFIN,DC}}$  is the DC voltage of REFIN,  $V_{\text{VREF}}$  is the voltage of VREF (typically 2V), and D is the duty cycle of PWMVID input.

### **Boot Voltage and Standby Mode**

The new generation PWMVID structure includes two operation modes other than normal operation: boot mode and standby mode. During boot mode, the GPU stops sending PWMVID signal and the input of the PWMVID buffer is floating. The REFADJ pin enters high impedance state after the VID pin enters tri-state region, and the REFIN voltage can then be calculated as:

$$V_{REFIN,BOOT} = V_{VREF} \times \frac{R4 + R5}{R2 + R3 + R4 + R5}$$

During standby mode, other than GPU stopping the PWMVID transaction, an external system standby signal additionally controls the entry of standby mode. An additional external switch should be connected in parallel with the original PWMVID resistors as shown in Figure 3 to generate the standby mode voltage:

$$\begin{split} &V_{REFIN,STDBY} = \\ &V_{VREF} \times \frac{\left(R3 + R4 + R5\right) \! / \! / R_{STDBY}}{R2 + \left(R3 + R4 + R5\right) \! / \! / R_{STDBY}} \times \frac{R4 + R5}{R3 + R4 + R5} \end{split}$$




Figure 3. Standby Mode Configuration

### **Channel Current Balance**

The uP9510 senses phase currents for current balance by the means of on-resistance of power stage low-side MOSFET as shown in Figure 4.




Figure 4.  $R_{\rm DS(ON)}$  Current Sensing Scheme

The GM amplifier senses the voltage drop across the lowside MOSFET and converts it into current signal each time it turns on. The sampled and held current is expressed as:

$$I_{CSX} = \frac{\left(I_{LX} \times R_{DS(ON)} + V_{DC}\right)}{R_{ISENX}}$$

where  $\rm I_{LX}$  is the phase N current in Ampere,  $\rm R_{DS(ON)}$  is the on-resistance of low-side MOSFET of the power stage in  $\rm m\Omega$ ,  $\rm V_{DC}$  is an internal 30mV voltage source, and  $\rm R_{ISENX}$  is the external sensing resistor connected at ISENx pins plus the internal resistor to ISENx pins. In this current sense mechanism, the valley of the inductor current is sampled and held. Therefore, the equivalent sensed current can be described by the following equation:

$$I_{LX\_SH} = I_{LX\_AVG} - \frac{1}{2} \times \Delta I_{LX}$$

The sensed current  $I_{\rm LX\_SH}$  is mirrored to the current balance circuit, comparing between each other, and generating current adjusting signals for each phase. These current adjusting signals are fed to the on-time circuit of the uP9510 to separately adjust each phase on-time for the purpose of adjusting current balance.

The external  $R_{\rm ISEN}$  resistor connected at ISEN3 pin should be  $510\Omega.$  It can **NOT** use other resistor due to the limitation of Multi-Phase DCM and Phase3 OCL functions. If the phase current unbalance exists in actual application. Fine adjustment of  $R_{\rm ISEN1}$  and  $R_{\rm ISEN2}$  is allowed for phase current adjustment; however, the resistance of  $R_{\rm ISEN1}$  and  $R_{\rm ISEN2}$  can **NOT** go lower than  $510\Omega.$ 





### Soft-Start and Power Good

A built-in soft-start is used to prevent surge current from power supply input during turn on. The error amplifier is a three-input device. Reference voltage  $V_{\text{REFIN}}$  or the internal soft-start voltage SS whichever is smaller dominates the behavior of the non-inverting inputs of the error amplifier. SS internally ramps up to 5VCC with a slew rate determined by  $V_{\text{REFIN}}$  after the soft start cycle is initiated. Accordingly, the output voltage will follow the SS signal and ramp up smoothly to its target level. The output voltage ramp-up time can be selected through a resistor which is connected from LGATE2 to GND. To keep LGATE2 functional setting work normally, the total capacitance from LGATE2 to GND can **NOT** be larger than 12nF (including  $C_{\text{ISS}}$  capacitance of Low Side MOSFET). The output ramp-up time selection table is shown as the following table. Figure 5 shows the Soft Start Sequence.

rable 2. Output Kamp of Time Octaing					
R <sub>LG2</sub>	Output Voltage Ramp Up Time (T_ramp)				
10kΩ	150us				
22kΩ	500us				
51kΩ	1ms				
Open	1.5ms				

Table 2. Output Ramp Up Time Setting





Soft Start I

Figure 5. Soft-Start Sequence



### **Power Saving Mode**

The uP9510 provides power saving features for platform designers to program platform specific power saving configuration. There are four operation modes: multi-phase CCM, multi-phase DCM, single-phase CCM, and single-phase DCM. The uP9510 switches between these four operation modes according to the input voltage level of the PSI pin. Figure 6 shows typical PSI application circuit, and Table 3 shows recommended PSI setting voltage level of four operation modes. In single-phase operation, the uP9510 auto-selects phase 1 to be the operating phase. DCM operation mode is activated by two conditions:

- 1. PSI voltage stays at "Single-Phase DCM" or "Multi-Phase DCM" operation mode.
- 2. After PGOOD goes high, VID pin has received a high or low input signal.

Once the DCM mode is activated, the uP9510 automatically reduces switching frequency at light load to maintain high efficiency. As the load current decreases, the rectifying MOSFET is turned off when zero inductor current is detected, and the converter runs in discontinuous conduction mode.




Figure 6. PSI application circuit

Table 3. Recommended PSI Setting

Operation Mode	Recommended Voltage Setting at PSI
Multi-Phase CCM	1.8V
Multi-Phase DCM	1.2V
Single-Phase CCM	0.6V
Single-Phase DCM	GND

### **Over Current Limit**

The uP9510 monitors the inductor valley current by low side MOSFET  $R_{DS(ON)}$  when it turns on. The over current limit is triggered once the sensing current level is higher than  $V_{oc}$ . When triggered, the over current limit will keep high side MOSFET off even the voltage loop commands it to turn on.

The output voltage will decrease if the load continuously demands more current than current limit level. The current limit threshold is set by connecting a resistor (Roc) from LGATE1 to GND. To keep OCL function work normally,

the total capacitance from LGATE1 to GND can **NOT** be larger than 12nF (including  $C_{\rm ISS}$  capacitance of Low Side MOSFET). The voltage across PHASE and GND pins is compared with  $V_{\rm OC}$  for current limit. The current limit threshold is calculated as:

$$I_{LIM}(A) = \frac{V_{OC}(mV)}{R_{DS(ON)}} + \frac{I_{RIPPLE}}{2}$$

And ,  $\mathbf{R}_{\mathrm{oc}}$  resistance can be calculated as:

$$R_{OC}(k\Omega) = \frac{500mV}{\frac{V_{OC}(mV) - 40mV}{360mV} \times \frac{255}{8}(uA) + 5uA}$$

 $\rm V_{\rm oc}$  is the per-phase GND-PHASE voltage when the power stage low-side MOSFETs is turned-on;  $\rm R_{\rm DS(ON)}$  is the on-resistance of equivalent per-phase power stage low side MOSFET and  $\rm I_{\rm RIPPLE}$  is the peak-to-peak inductor ripple current at steady state.

The minimum Voc is 40mV and the maximum  $V_{\rm oc}$  is 400mV. Controller will keep the minimum  $V_{\rm oc}$  level even if designer sets the  $V_{\rm oc}$  level lower than 40mV, and vice versa.

### Over Voltage Protection (OVP)

The OVP is triggered if  $V_{FB} > 1.5 \text{xV}_{REFIN}$  sustained 6us. When OVP is activated, the uP9510 turns on all low-side MOSFETs and turns off all high-side MOSFETs. The over voltage protection is a latch-off function and can only be reset by PVCC re-POR or EN restart.

### **Under Voltage Protection (UVP)**

The under voltage protection is triggered if  $V_{FB} < 0.5xV_{REFIN}$  sustained 10us. When UVP is activated, the uP9510 turns off all high-side and low-side MOSFET. The under voltage protection is a latch-off function and can only be reset by PVCC re-POR or EN restart.

### **Over Temperature Protection (OTP)**

The uP9510 monitors the temperature of itself. If the temperature exceeds typical 150°C, the uP9510 is forced into shutdown mode. The over temperature protection is a latch-off function and can only be reset by PVCC re-POR or EN restart.

Absolute Maximum Rating



	Absolute Maximum Rating
(Note 1)	
Supply Input Voltage, PVCC	0.3V to +15V
BOOTx to PHASEx	
DC	
PHASEx to GND	
DC	
<100ns	
BOOTx to GND	
DC	0.3V to 30V
< 100ns	
UGATEx to PHASEx	
DC	0.3V to 15.3V
< 100ns	
LGATEx to GND	
DC	0.3V to 15.3V
< 100ns	
Other Pins	
Storage Temperature Range	
Junction Temperature	150°C
Lead Temperature (Soldering, 10 sec)	260°C
ESD Rating (Note 2)	
HBM (Human Body Mode)	2kV
· · · · · · · · · · · · · · · · · · ·	200V
	Thermal Information
Package Thermal Resistance (Note 3)	
VQFN4x4 - 24L θ <sub>1Δ</sub>	40°C/W
	4°C/W
Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
	2.5W
(Note 4)	Recommended Operation Conditions
Control voltage, v <sub>PVCC</sub>	10.8V to 13.2V
are for stress ratings. Functional operation of	Ratings may cause permanent damage to the device. These the device at these or any other conditions beyond those ecifications is not implied. Exposure to absolute maximum

- are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precaution recommended.
- Note 3.  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}\text{C}$  on a low effective thermal conductivity test board of JEDEC 51-3 thermal measurement standard.
- **Note 4.** The device is not guaranteed to function outside its operating conditions.



# Electrical Characteristics

(PVCC = 12V,  $T_A = 25$ °C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Supply Input						1
Quiescent Current	I <sub>Q</sub>	$V_{REFIN} = 0.9V$ , EN = 1.8V, $V_{FB} = 1V$ , no switching		3		mA
Shutdown Current	I <sub>SHDN</sub>	EN = 0V		200		uA
PVCC POR Threshold	V <sub>PVCCRTH</sub>	V <sub>PVCC</sub> rising	8	9	10	V
PVCC POR Hysteresis	V <sub>PVCCHYS</sub>			1		V
VREF Voltage Accuracy	V <sub>REF</sub>		1.98	2	2.02	V
VREF Sourcing Current	I <sub>REF</sub>		10			mA
Control Input: EN			•			
Logic Low Threshold	V <sub>EN_L</sub>				0.6	V
Logic High Threshold	V <sub>EN_H</sub>		1.2			V
Internal Pull-down Resistance	R <sub>EN</sub>			150		kΩ
Reference Voltage	1		ļ.	!	!	1
REFIN Disable Threshold				0.1		V
External Rererence Voltage Range	V <sub>REFIN</sub>		0.2		2	V
On Time			•			1
One Shot Width	T <sub>ON</sub>	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 1.2V, F <sub>SW</sub> = 300kHz		333		ns
Minimum Off Time	T <sub>OFF_MIN</sub>			300		ns
Minimum On Time	T <sub>ON_MIN</sub>			80		ns
Error Amplifier						
Open Loop DC Gain	AO	Guaranteed by Design		70		dB
Gain Bandwidth Product	G <sub>BW(EA)</sub>	Guaranteed by Design		10		MHz
Offset Voltage	V <sub>OS(EA)</sub>		-1		1	mV
Trans-conductance	GM			2020		uA/V
Maximum Current (Source & Sink)	I <sub>COMP</sub>			300		uA
Current Sense Amplifier (Current	Balance)		•	•		•
Input Offset Voltage	V <sub>OFF_CSA</sub>		-1		1	mV
Max Sourcing Current	I <sub>SRC_CSA</sub>		100			uA
ISENx Voltage	V <sub>DC_CSA</sub>		25	30	35	mV
Internal Comment Course Desires		Internal R <sub>ISEN1</sub> & R <sub>ISEN2</sub>		4		1.0
Internal Current Sense Resistance	R <sub>ISENX_INT</sub>	Internal R <sub>ISEN3</sub>		4.5		kΩ



# Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
FBRTN						
FBRTN Current	l <sub>FBRTN</sub>	EN = 1.4V, no switching			500	uA
Soft Start						
Initialization Time at POR	T_init_por	Refer to Figure 5			350	us
Initialization Time	T_init	Refer to Figure 5			250	us
Output Voltage Ramp-Up Time	T_ramp	Refer to Figure 5, R <sub>LG2</sub> = Open		1.5		ms
PWMVID Buffer					-	
VID Input Low Level	V <sub>IL_VID</sub>				0.6	V
VID Input High Level	V <sub>IH_VID</sub>		1.2			V
VID Tri-state Delay	T <sub>TRI_VID</sub>			100		ns
REFADJ Source Resistance	R <sub>BF_SRC</sub>	I <sub>SRC</sub> = 1mA		20		Ω
REFADJ Sink Resistance	R <sub>BF_SNK</sub>	I <sub>SNK</sub> = 1mA		20		Ω
PWM3 Output		,				-
Output Low Voltage	V <sub>PWM_L</sub>	I <sub>SNK</sub> = 4mA			0.2	V
Output High Voltage	V <sub>PWM_H</sub>	I <sub>SRC</sub> = 4mA	4.7			V
		$V_{PWM} = 0V$	-1		0	uA
High Impedance State Leakage		$V_{PWM} = 5V$	0		1	uA
PSI			'	•		
		Multi-Phase CCM	1.6			V
	V <sub>PSI</sub>	Multi-Phase DCM	1		1.4	V
Power Saving Mode Logic		Single-Phase CCM	0.4		0.8	V
		Single-Phase DCM			0.2	V
Gate Drivers			'		•	
Upper Gate Source	R <sub>UG_SRC</sub>	I <sub>UG</sub> = -80mA		1	2	Ω
Upper Gate Sink	R <sub>UG_SNK</sub>	$I_{UG} = 80 \text{mA}$		0.5	1	Ω
Lower Gate Source	R <sub>LG_SRC</sub>	I <sub>LG</sub> = -80mA		1	2	Ω
Lower Gate Sink	R <sub>LG_SNK</sub>	$I_{LG} = 80 \text{mA}$		0.4	0.8	Ω
Dead Time	T <sub>DT</sub>			30		ns
Internal Bootstrap Schottky Diod	1		'		•	
Forward Voltage	V <sub>F</sub>	Forward Bias Current = 3.5mA		0.33		V
Zero Current Detection Threshold	l			•	•	•
Zero Current Threshold	V <sub>zc</sub>		-0.5		0.5	mV




# Electrical Characteristics


Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Protection				•	•	•	
Minimum Over Current Threshold	V <sub>OC_min</sub>	$R_{LG1}$ = Open, measure GND- $V_{PHASE}$		40		mV	
Maximum Over Current Threshold	V <sub>OC_max</sub>	$R_{LG1} = 12k\Omega$ , measure GND- $V_{PHASE}$		400		mV	
Over Voltage Protection Threshold	V <sub>OVP</sub>	V <sub>FB</sub> /V <sub>REFIN</sub>		150		%	
Over Voltage Delay Time	T <sub>OVP</sub>			6		us	
Under Voltage Protection Threshold	V <sub>UVP</sub>	V <sub>FB</sub> /V <sub>REFIN</sub>		50		%	
Under Voltage Delay Time	T <sub>UVP</sub>			10		us	
Over Temperature Protection Threshold				150		°C	
Power Good Indicator							
PGOOD Output Low Level		I <sub>SINK</sub> = 4mA			0.3	V	
PGOOD Leakage Current		$V_{PGOOD} = 5V$			0.1	uA	




# **Typical Operation Characteristics**




 $\label{eq:time: 400us/Div} \begin{aligned} &\text{Time: 400us/Div} \\ &\text{V}_{\text{IN}} = 12 \text{V V}_{\text{OUT}} = 0.81 \text{V, No Load} \end{aligned}$ 





 $\label{eq:Vin} Time: 400 us/Div \\ V_{\rm IN} = 12 \text{V, V}_{\rm OUT} = 0.81 \text{V, V}_{\rm OUT} \text{ Offset} = 0.81 \text{V, I}_{\rm OUT} = 0.1 \text{A}$ 




 $\label{eq:vine} \begin{aligned} &\text{Time : 400us/Div} \\ &\text{V}_{\text{IN}}\text{= 12V, V}_{\text{OUT}} = 0.81\text{V, V}_{\text{OUT}} &\text{Offset = 0.81V, I}_{\text{OUT}} = 0.1\text{A} \end{aligned}$ 








 $\label{eq:Vinequality} \begin{aligned} & \text{Time : 400us/Div} \\ & \text{V}_{\text{IN}} \text{= 12V, V}_{\text{OUT}} \text{= 0.81V, V}_{\text{OUT}} \text{ Offset = 0.81V, I}_{\text{OUT}} \text{= 0.1A} \end{aligned}$ 




Time : 400us/Div  $\rm V_{IN}$  = 12V,  $\rm V_{OUT}$  = 0.81V,  $\rm V_{OUT}$  Offset = 0.81V,  $\rm I_{OUT}$  = 0.1A




# **Typical Operation Characteristics**




Time : 400us/Div  $\rm V_{IN}$  = 12V,  $\rm V_{OUT}$  = 0.81V,  $\rm V_{OUT}$  Offset = 0.81V,  $\rm I_{OUT}$  = 0.1A




Time : 4us/Div $V_{IN} = 12V$ , No Load




 $\begin{aligned} & Time: 400 us/Div \\ V_{IN} &= 12 V, \, V_{OUT} = 0.81 V, \, V_{OUT} \, offset = 0.81 V, \\ I_{OUT} &= 10 A \; to \; 70 A, \, R_{LG1} = 91 k \Omega \end{aligned}$ 



 $\label{eq:Vine} Time: 400 us/Div \\ V_{\rm IN} = 12 \text{V}, \, V_{\rm OUT} = 0.81 \text{V}, \, V_{\rm OUT} = 0.81 \text{V}, \, I_{\rm OUT} = 0.1 \text{A}$ 




Time : 4us/Div $V_{IN} = 12V$ , No Load



 $\label{eq:local_potential} Time: 40 us/Div \\ V_{_{IN}} = 12 V, \, V_{_{OUT}} = 0.81 V, \, V_{_{OUT}} \, offset = 0.81 V, \, No \, Load$ 




# **Typical Operation Characteristics**



 $\label{eq:local_potential} \begin{aligned} & \text{Time: 40us/Div} \\ & \text{V}_{\text{IN}} \text{= 12V, V}_{\text{OUT}} \text{= 0.81V, V}_{\text{OUT}} \text{ offset = 0.81V, No Load} \end{aligned}$ 

### **Load Transient, Overshoot**



 $\begin{aligned} & \text{Time: 40us/Div} \\ V_{\text{IN}} &= 12\text{V, V}_{\text{OUT}} = 0.81\text{V, V}_{\text{OUT}} \text{ offset} = 0.81\text{V,} \\ & \text{PSI} = 1.8\text{V, I}_{\text{OUT}} = 14\text{A to 67A} \end{aligned}$ 


# PHASE1 (10V/Div) PHASE1 (10V/Div) Vout (100mV/Div) Jour (30A/Div)


 $\begin{aligned} & \text{Time: 40us/Div} \\ V_{\text{IN}} &= 12\text{V, V}_{\text{OUT}} = 0.81\text{V, V}_{\text{OUT}} \text{ offset = 0.81V,} \\ & \text{PSI = 1.8V, I}_{\text{OUT}} = 14\text{A to 67A} \end{aligned}$ 




# Package Information

### VQFN4x4 - 24L







### Note

1. Package Outline Unit Description:

BSC: Basic. Represents theoretical exact dimension or dimension target

MIN: Minimum dimension specified. MAX: Maximum dimension specified.

REF: Reference. Represents dimension for reference use only. This value is not a device specification.

TYP. Typical. Provided as a general value. This value is not a device specification.

2. Dimensions in Millimeters.

3. Drawing not to scale.

4. These dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm.



## **Important Notice**

uPI and its subsidiaries reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

uPI products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment. However, no responsibility is assumed by uPI or its subsidiaries for its use or application of any product or circuit; nor for any infringements of patents or other rights of third parties which may result from its use or application, including but not limited to any consequential or incidental damages. No uPI components are designed, intended or authorized for use in military, aerospace, automotive applications nor in systems for surgical implantation or life-sustaining. No license is granted by implication or otherwise under any patent or patent rights of uPI or its subsidiaries.

COPYRIGHT (c) 2015, UPI SEMICONDUCTOR CORP.

# uPI Semiconductor Corp.

Headquarter 9F.,No.5, Taiyuan 1st St. Zhubei City, Hsinchu Taiwan, R.O.C.

TEL: 886.3.560.1666 FAX: 886.3.560.1888

Sales Branch Office 12F-5, No. 408, Ruiguang Rd. Neihu District, Taipei Taiwan, R.O.C.

TEL: 886.2.8751.2062 FAX: 886.2.8751.5064