

μ PD44325092B

μ PD44325182B

μ PD44325362B

36M-BIT QDR™ II SRAM 2-WORD BURST OPERATION

R10DS0038EJ0200

Rev.2.00

August 11, 2011

Description

The μ PD44325092B is a 4,194,304-word by 9-bit, the μ PD44325182B is a 2,097,152-word by 18-bit and the μ PD44325362B is a 1,048,576-word by 36-bit synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.

The μ PD44325092B, μ PD44325182B and μ PD44325362B integrate unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and K#) are latched on the positive edge of K and K#. These products are suitable for application which require synchronous operation, high speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin PLASTIC BGA.

Features

- 1.8 ± 0.1 V power supply
- 165-pin PLASTIC BGA (15 x 17)
- HSTL interface
- PLL circuitry for wide output data valid window and future frequency scaling
- Separate independent read and write data ports with concurrent transactions
- 100% bus utilization DDR READ and WRITE operation
- Two-tick burst for low DDR transaction size
- Two input clocks (K and K#) for precise DDR timing at clock rising edges only
- Two output clocks (C and C#) for precise flight time and clock skew matching-clock and data delivered together to receiving device
- Internally self-timed write control
- Clock-stop capability. Normal operation is restored in 20 μ s after clock is resumed.
- User programmable impedance output (35 to 70 Ω)
- Fast clock cycle time : 3.3 ns (300 MHz), 3.5 ns (287 MHz), 4.0 ns (250 MHz), 5.0 ns (200 MHz)
- Simple control logic for easy depth expansion
- JTAG 1149.1 compatible test access port

Ordering Information (1/2)

Part No.	Organization (word x bit)	Cycle time	Clock frequency	Operating Ambient Temperature	Package
μPD44325092BF5-E33-FQ1-A	4M x 9	3.3ns	300MHz	Ta = 0 to 70°C	165-pin PLASTIC BGA (15 x 17) Lead-free
μPD44325092BF5-E35-FQ1-A		3.5ns	287MHz		
μPD44325092BF5-E40-FQ1-A		4.0ns	250MHz		
μPD44325092BF5-E50-FQ1-A		5.0ns	200MHz		
μPD44325182BF5-E33-FQ1-A	2M x 18	3.3ns	300MHz		
μPD44325182BF5-E35-FQ1-A		3.5ns	287MHz		
μPD44325182BF5-E40-FQ1-A		4.0ns	250MHz		
μPD44325182BF5-E50-FQ1-A		5.0ns	200MHz		
μPD44325362BF5-E33-FQ1-A	1M x 36	3.3ns	300MHz		
μPD44325362BF5-E35-FQ1-A		3.5ns	287MHz		
μPD44325362BF5-E40-FQ1-A		4.0ns	250MHz		
μPD44325362BF5-E50-FQ1-A		5.0ns	200MHz		
μPD44325092BF5-E33-FQ1	4M x 9	3.3ns	300MHz	Ta = 0 to 70°C	165-pin PLASTIC BGA (15 x 17) Lead
μPD44325092BF5-E35-FQ1		3.5ns	287MHz		
μPD44325092BF5-E40-FQ1		4.0ns	250MHz		
μPD44325092BF5-E50-FQ1		5.0ns	200MHz		
μPD44325182BF5-E33-FQ1	2M x 18	3.3ns	300MHz		
μPD44325182BF5-E35-FQ1		3.5ns	287MHz		
μPD44325182BF5-E40-FQ1		4.0ns	250MHz		
μPD44325182BF5-E50-FQ1		5.0ns	200MHz		
μPD44325362BF5-E33-FQ1	1M x 36	3.3ns	300MHz		
μPD44325362BF5-E35-FQ1		3.5ns	287MHz		
μPD44325362BF5-E40-FQ1		4.0ns	250MHz		
μPD44325362BF5-E50-FQ1		5.0ns	200MHz		

Ordering Information (2/2)

Part No.	Organization (word x bit)	Cycle time	Clock frequency	Operating Ambient Temperature	Package
μPD44325092BF5-E33Y-FQ1-A	4M x 9	3.3ns	300MHz	Ta = -40 to 85°C	165-pin PLASTIC BGA (15 x 17) Lead-free
μPD44325092BF5-E35Y-FQ1-A		3.5ns	287MHz		
μPD44325092BF5-E40Y-FQ1-A		4.0ns	250MHz		
μPD44325092BF5-E50Y-FQ1-A		5.0ns	200MHz		
μPD44325182BF5-E33Y-FQ1-A	2M x 18	3.3ns	300MHz		
μPD44325182BF5-E35Y-FQ1-A		3.5ns	287MHz		
μPD44325182BF5-E40Y-FQ1-A		4.0ns	250MHz		
μPD44325182BF5-E50Y-FQ1-A		5.0ns	200MHz		
μPD44325362BF5-E33Y-FQ1-A	1M x 36	3.3ns	300MHz		
μPD44325362BF5-E35Y-FQ1-A		3.5ns	287MHz		
μPD44325362BF5-E40Y-FQ1-A		4.0ns	250MHz		
μPD44325362BF5-E50Y-FQ1-A		5.0ns	200MHz		
μPD44325092BF5-E33Y-FQ1	4M x 9	3.3ns	300MHz	Ta = -40 to 85°C	165-pin PLASTIC BGA (15 x 17) Lead
μPD44325092BF5-E35Y-FQ1		3.5ns	287MHz		
μPD44325092BF5-E40Y-FQ1		4.0ns	250MHz		
μPD44325092BF5-E50Y-FQ1		5.0ns	200MHz		
μPD44325182BF5-E33Y-FQ1	2M x 18	3.3ns	300MHz		
μPD44325182BF5-E35Y-FQ1		3.5ns	287MHz		
μPD44325182BF5-E40Y-FQ1		4.0ns	250MHz		
μPD44325182BF5-E50Y-FQ1		5.0ns	200MHz		
μPD44325362BF5-E33Y-FQ1	1M x 36	3.3ns	300MHz		
μPD44325362BF5-E35Y-FQ1		3.5ns	287MHz		
μPD44325362BF5-E40Y-FQ1		4.0ns	250MHz		
μPD44325362BF5-E50Y-FQ1		5.0ns	200MHz		

Pin Arrangement

165-pin PLASTIC BGA (15 x 17)

(Top View)

[μPD44325092B]

4M x 9

	1	2	3	4	5	6	7	8	9	10	11
A	CQ#	V _{SS} /72M	A	W#	NC	K#	NC/144M	R#	A	A	CQ
B	NC	NC	NC	A	NC/288M	K	BW0#	A	NC	NC	Q4
C	NC	NC	NC	V _{SS}	A	A	A	V _{SS}	NC	NC	D4
D	NC	D5	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	NC
E	NC	NC	Q5	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	D3	Q3
F	NC	NC	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
G	NC	D6	Q6	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
H	DLL#	V _{REF}	V _{DDQ}	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	V _{DDQ}	V _{REF}	ZQ
J	NC	NC	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	Q2	D2
K	NC	NC	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
L	NC	Q7	D7	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	NC	Q1
M	NC	NC	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	D1
N	NC	D8	NC	V _{SS}	A	A	A	V _{SS}	NC	NC	NC
P	NC	NC	Q8	A	A	C	A	A	NC	D0	Q0
R	TDO	TCK	A	A	A	C#	A	A	A	TMS	TDI

A	: Address inputs	TMS	: IEEE 1149.1 Test input
D0 to D8	: Data inputs	TDI	: IEEE 1149.1 Test input
Q0 to Q8	: Data outputs	TCK	: IEEE 1149.1 Clock input
R#	: Read input	TDO	: IEEE 1149.1 Test output
W#	: Write input	V _{REF}	: HSTL input reference input
BW0#	: Byte Write data select	V _{DD}	: Power Supply
K, K#	: Input clock	V _{DDQ}	: Power Supply
C, C#	: Output clock	V _{SS}	: Ground
CQ, CQ#	: Echo clock	NC	: No connection
ZQ	: Output impedance matching	NC/xxM	: Expansion address for xxMb
DLL#	: PLL disable		

Remarks 1. xxx# indicates active LOW.

2. Refer to **Package Dimensions** for the index mark.

3. 2A, 7A and 5B are expansion addresses : 2A for 72Mb
: 2A and 7A for 144Mb
: 2A, 7A and 5B for 288Mb

2A of this product can also be used as NC.

Pin Arrangement

165-pin PLASTIC BGA (15 x 17)

(Top View)

[μPD44325182B]

2M x 18

	1	2	3	4	5	6	7	8	9	10	11
A	CQ#	V _{SS} /144M	A	W#	BW1#	K#	NC/288M	R#	A	V _{SS} /72M	CQ
B	NC	Q9	D9	A	NC	K	BW0#	A	NC	NC	Q8
C	NC	NC	D10	V _{SS}	A	A	A	V _{SS}	NC	Q7	D8
D	NC	D11	Q10	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	D7
E	NC	NC	Q11	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	D6	Q6
F	NC	Q12	D12	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	Q5
G	NC	D13	Q13	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	D5
H	DLL#	V _{REF}	V _{DDQ}	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	V _{DDQ}	V _{REF}	ZQ
J	NC	NC	D14	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	Q4	D4
K	NC	NC	Q14	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	D3	Q3
L	NC	Q15	D15	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	NC	Q2
M	NC	NC	D16	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	Q1	D2
N	NC	D17	Q16	V _{SS}	A	A	A	V _{SS}	NC	NC	D1
P	NC	NC	Q17	A	A	C	A	A	NC	D0	Q0
R	TDO	TCK	A	A	A	C#	A	A	A	TMS	TDI

A	: Address inputs	TMS	: IEEE 1149.1 Test input
D0 to D17	: Data inputs	TDI	: IEEE 1149.1 Test input
Q0 to Q17	: Data outputs	TCK	: IEEE 1149.1 Clock input
R#	: Read input	TDO	: IEEE 1149.1 Test output
W#	: Write input	V _{REF}	: HSTL input reference input
BW0#, BW1#	: Byte Write data select	V _{DD}	: Power Supply
K, K#	: Input clock	V _{DDQ}	: Power Supply
C, C#	: Output clock	V _{SS}	: Ground
CQ, CQ#	: Echo clock	NC	: No connection
ZQ	: Output impedance matching	NC/xxM	: Expansion address for xxMb
DLL#	: PLL disable		

Remarks 1. xxx# indicates active LOW.

2. Refer to **Package Dimensions** for the index mark.

3. 2A, 7A and 10A are expansion addresses : 10A for 72Mb
: 10A and 2A for 144Mb
: 10A, 2A and 7A for 288Mb

2A and 10A of this product can also be used as NC.

Pin Arrangement

165-pin PLASTIC BGA (15 x 17)

(Top View)

[μPD44325362B]

1M x 36

	1	2	3	4	5	6	7	8	9	10	11
A	CQ#	Vss/288M	NC/72M	W#	BW2#	K#	BW1#	R#	A	Vss/144M	CQ
B	Q27	Q18	D18	A	BW3#	K	BW0#	A	D17	Q17	Q8
C	D27	Q28	D19	Vss	A	A	A	Vss	D16	Q7	D8
D	D28	D20	Q19	Vss	Vss	Vss	Vss	Vss	Q16	D15	D7
E	Q29	D29	Q20	VDDQ	Vss	Vss	Vss	VDDQ	Q15	D6	Q6
F	Q30	Q21	D21	VDDQ	VDD	Vss	VDD	VDDQ	D14	Q14	Q5
G	D30	D22	Q22	VDDQ	VDD	Vss	VDD	VDDQ	Q13	D13	D5
H	DLL#	VREF	VDDQ	VDDQ	VDD	Vss	VDD	VDDQ	VDDQ	VREF	ZQ
J	D31	Q31	D23	VDDQ	VDD	Vss	VDD	VDDQ	D12	Q4	D4
K	Q32	D32	Q23	VDDQ	VDD	Vss	VDD	VDDQ	Q12	D3	Q3
L	Q33	Q24	D24	VDDQ	Vss	Vss	Vss	VDDQ	D11	Q11	Q2
M	D33	Q34	D25	Vss	Vss	Vss	Vss	Vss	D10	Q1	D2
N	D34	D26	Q25	Vss	A	A	A	Vss	Q10	D9	D1
P	Q35	D35	Q26	A	A	C	A	A	Q9	D0	Q0
R	TDO	TCK	A	A	A	C#	A	A	A	TMS	TDI

A	: Address inputs	TMS	: IEEE 1149.1 Test input
D0 to D35	: Data inputs	TDI	: IEEE 1149.1 Test input
Q0 to Q35	: Data outputs	TCK	: IEEE 1149.1 Clock input
R#	: Read input	TDO	: IEEE 1149.1 Test output
W#	: Write input	VREF	: HSTL input reference input
BW0# to BW3#	: Byte Write data select	VDD	: Power Supply
K, K#	: Input clock	VDDQ	: Power Supply
C, C#	: Output clock	Vss	: Ground
CQ, CQ#	: Echo clock	NC	: No connection
ZQ	: Output impedance matching	NC/xxM	: Expansion address for xxMb
DLL#	: PLL disable		

Remarks 1. xxx# indicates active LOW.

2. Refer to **Package Dimensions** for the index mark.

3. 2A, 3A and 10A are expansion addresses : 3A for 72Mb

: 3A and 10A for 144Mb

: 3A, 10A and 2A for 288Mb

2A and 10A of this product can also be used as NC.

Pin Description


(1/2)

Symbol	Type	Description
A	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K for READ cycles and must meet the setup and hold times around the rising edge of K# for WRITE cycles. All transactions operate on a burst of two words (one clock period of bus activity). These inputs are ignored when device is deselected, i.e., NOP (R# = W# = HIGH).
D0 to Dxx	Input	Synchronous Data Inputs: Input data must meet setup and hold times around the rising edges of K and K# during WRITE operations. See Pin Arrangement for ball site location of individual signals. x9 device uses D0 to D8. x18 device uses D0 to D17. x36 device uses D0 to D35.
Q0 to Qxx	Output	Synchronous Data Outputs: Output data is synchronized to the respective C and C# or to K and K# rising edges if C and C# are tied HIGH. Data is output in synchronization with C and C# (or K and K#), depending on the R# command. See Pin Arrangement for ball site location of individual signals. x9 device uses Q0 to Q8. x18 device uses Q0 to Q17. x36 device uses Q0 to Q35.
R#	Input	Synchronous Read: When LOW this input causes the address inputs to be registered and a READ cycle to be initiated. This input must meet setup and hold times around the rising edge of K.
W#	Input	Synchronous Write: When LOW this input causes the address inputs to be registered and a WRITE cycle to be initiated. This input must meet setup and hold times around the rising edge of K.
BWx#	Input	Synchronous Byte Writes: When LOW these inputs cause their respective byte to be registered and written during WRITE cycles. These signals must meet setup and hold times around the rising edges of K and K# for each of the two rising edges comprising the WRITE cycle. See Pin Arrangement for signal to data relationships. x9 device uses BW0#. x18 device uses BW0#, BW1#. x36 device uses BW0# to BW3#. See Byte Write Operation for relation between BWx# and Dxx.
K, K#	Input	Input Clock: A READ address and control input signal are input in synchronization with the rising edge of K and a WRITE address is input in synchronization with the rising edge of K#. Input data is input in synchronization with the rising edge of K and K#. K# is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.
C, C#	Input	Output Clock: This clock pair provides a user controlled means of tuning device output data. The rising edge of C# is used as the output timing reference for first output data. The rising edge of C is used as the output reference for second output data. Ideally, C# is 180 degrees out of phase with C. When use of K and K# as the reference instead of C and C#, then fixed C and C# to HIGH. Operation cannot be guaranteed unless C and C# are fixed to HIGH (i.e. toggle of C and C#).


Symbol	Type	Description
CQ, CQ#	Output	Synchronous Echo Clock Outputs. The rising edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when Q tristates. If C and C# are stopped (if K and K# are stopped in the single clock mode), CQ and CQ# will also stop.
ZQ	Input	Output Impedance Matching Input: This input is used to tune the device outputs to the system data bus impedance. Q, CQ and CQ# output impedance are set to $0.2 \times RQ$, where RQ is a resistor from this bump to ground. The output impedance can be minimized by directly connect ZQ to VDDQ. This pin cannot be connected directly to GND or left unconnected. The output impedance is adjusted every 20 μs upon power-up to account for drifts in supply voltage and temperature. After replacement for a resistor, the new output impedance is reset by implementing power-on sequence.
DLL#	Input	PLL Disable: When debugging the system or board, the operation can be performed at a clock frequency slower than TKHKH (MAX.) without the PLL circuit being used, if DLL# = LOW. The AC/DC characteristics cannot be guaranteed. For normal operation, DLL# must be HIGH and it can be connected to VDDQ through a 10 k Ω or less resistor.
TMS TDI	Input	IEEE 1149.1 Test Inputs: 1.8 V I/O level. These balls may be left Not Connected if the JTAG function is not used in the circuit.
TCK	Input	IEEE 1149.1 Clock Input: 1.8 V I/O level. This pin must be tied to VSS if the JTAG function is not used in the circuit.
TDO	Output	IEEE 1149.1 Test Output: 1.8 V I/O level. When providing any external voltage to TDO signal, it is recommended to pull up to VDD.
VREF	–	HSTL Input Reference Voltage: Nominally VDDQ/2. Provides a reference voltage for the input buffers.
VDD	Supply	Power Supply: 1.8 V nominal. See Recommended DC Operating Conditions and DC Characteristics for range.
VDDQ	Supply	Power Supply: Isolated Output Buffer Supply. Nominally 1.5 V. 1.8 V is also permissible. See Recommended DC Operating Conditions and DC Characteristics for range.
VSS	Supply	Power Supply: Ground
NC	–	No Connect: These signals are not connected internally.

Block Diagram


[μPD44325092B]



[μPD44325182B]



[μPD44325362B]



Power-On Sequence in QDR II SRAM

QDR II SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

The following timing charts show the recommended power-on sequence.

The following power-up supply voltage application is recommended: V_{SS} , V_{DD} , V_{DDQ} , V_{REF} , then V_{IN} . V_{DD} and V_{DDQ} can be applied simultaneously, as long as V_{DDQ} does not exceed V_{DD} by more than 0.5 V during power-up. The following power-down supply voltage removal sequence is recommended: V_{IN} , V_{REF} , V_{DDQ} , V_{DD} , V_{SS} . V_{DD} and V_{DDQ} can be removed simultaneously, as long as V_{DDQ} does not exceed V_{DD} by more than 0.5 V during power-down.

Power-On Sequence

Apply power and tie $DLL\#$ to HIGH.


- Apply V_{DD} before V_{DDQ} .
- Apply V_{DDQ} before V_{REF} or at the same time as V_{REF} .

Provide stable clock for more than 20 μs to lock the PLL.

PLL Constraints

The PLL uses K clock as its synchronizing input and the input should have low phase jitter which is specified as TKC var. The PLL can cover 120 MHz as the lowest frequency. If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an undesired clock frequency.

Power-On Waveforms



Truth Table

Operation	CLK	R#	W#	D or Q		
WRITE cycle Load address, input write data on consecutive K and K# rising edge	L → H	×	L	Data in		
				Input data	DA (A+0)	DA (A+1)
				Input clock	K(t) ↑	K#(t) ↑
READ cycle Load address, output data on consecutive C and C# rising edge	L → H	L	×	Data out		
				Output data	QA (A+0)	QA (A+1)
				Output clock	C#(t+1) ↑	C(t+2) ↑
NOP (No operation)	L → H	H	H	D = ×, Q = High-Z		
Clock stop	Stopped	×	×	Previous state		

Remarks 1. H : HIGH, L : LOW, × : don't care, ↑ : rising edge.

2. Data inputs are registered at K and K# rising edges. Data outputs are delivered at C and C# rising edges except if C and C# are HIGH then Data outputs are delivered at K and K# rising edges.
3. All control inputs in the truth table must meet setup/hold times around the rising edge (LOW to HIGH) of K. All control inputs are registered during the rising edge of K.
4. This device contains circuitry that ensure the outputs to be in high impedance during power-up.
5. Refer to state diagram and timing diagrams for clarification.
6. It is recommended that K = K# = C = C# when clock is stopped. This is not essential but permits most rapid restart by overcoming transmission line charging symmetrically.

Byte Write Operation

[μPD44325092B]

Operation	K	K#	BW0#
Write D0 to D8	L → H	–	0
	–	L → H	0
Write nothing	L → H	–	1
	–	L → H	1

Remarks 1. H : HIGH, L : LOW, → : rising edge.

2. Assumes a WRITE cycle was initiated. BW0# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

[μPD44325182B]

Operation	K	K#	BW0#	BW1#
Write D0 to D17	L → H	–	0	0
	–	L → H	0	0
Write D0 to D8	L → H	–	0	1
	–	L → H	0	1
Write D9 to D17	L → H	–	1	0
	–	L → H	1	0
Write nothing	L → H	–	1	1
	–	L → H	1	1

Remarks 1. H : HIGH, L : LOW, → : rising edge.

2. Assumes a WRITE cycle was initiated. BW0# and BW1# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.


[μPD44325362B]

Operation	K	K#	BW0#	BW1#	BW2#	BW3#
Write D0 to D35	L → H	–	0	0	0	0
	–	L → H	0	0	0	0
Write D0 to D8	L → H	–	0	1	1	1
	–	L → H	0	1	1	1
Write D9 to D17	L → H	–	1	0	1	1
	–	L → H	1	0	1	1
Write D18 to D26	L → H	–	1	1	0	1
	–	L → H	1	1	0	1
Write D27 to D35	L → H	–	1	1	1	0
	–	L → H	1	1	1	0
Write nothing	L → H	–	1	1	1	1
	–	L → H	1	1	1	1

Remarks 1. H : HIGH, L : LOW, → : rising edge.

2. Assumes a WRITE cycle was initiated. BW0# to BW3# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

Bus Cycle State Diagram



Remarks 1. The address is concatenated with 1 additional internal LSB to facilitate burst operation.

The address order is always fixed as: xxx...xxx+0, xxx...xxx+1.

Bus cycle is terminated at the end of this sequence (burst count = 2).

2. Read and write state machines can be active simultaneously.

3. State machine control timing sequence is controlled by K.

Electrical Characteristics

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V_{DD}		-0.5 to +2.5	V
Output supply voltage	V_{DDQ}		-0.5 to V_{DD}	V
Input voltage	V_{IN}		-0.5 to $V_{DD}+0.5$ (2.5 V MAX.)	V
Input / Output voltage	V_{IO}		-0.5 to $V_{DDQ}+0.5$ (2.5 V MAX.)	V
Operating ambient temperature	T_A	(E** series)	0 to 70	°C
		(E**Y series)	-40 to 85	
Storage temperature	T_{stg}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions ($T_A = 0$ to 70°C , $T_A = -40$ to 85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	V_{DD}		1.7	1.8	1.9	V	
Output supply voltage	V_{DDQ}		1.4		V_{DD}	V	1
Input HIGH voltage	$V_{IH(DC)}$		$V_{REF} + 0.1$		$V_{DDQ} + 0.3$	V	1, 2
Input LOW voltage	$V_{IL(DC)}$		-0.3		$V_{REF} - 0.1$	V	1, 2
Clock input voltage	V_{IN}		-0.3		$V_{DDQ} + 0.3$	V	1, 2
Reference voltage	V_{REF}		0.68		0.95	V	

Notes 1. During normal operation, V_{DDQ} must not exceed V_{DD} .

2. Power-up: $V_{IH} \leq V_{DDQ} + 0.3$ V and $V_{DD} \leq 1.7$ V and $V_{DDQ} \leq 1.4$ V for $t \leq 200$ ms

Recommended AC Operating Conditions ($T_A = 0$ to 70°C , $T_A = -40$ to 85°C)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit	Note
Input HIGH voltage	$V_{IH(AC)}$		$V_{REF} + 0.2$		V	1
Input LOW voltage	$V_{IL(AC)}$			$V_{REF} - 0.2$	V	1

Note 1. Overshoot: $V_{IH(AC)} \leq V_{DD} + 0.7$ V (2.5 V MAX.) for $t \leq TKHKH/2$

Undershoot: $V_{IL(AC)} \geq -0.5$ V for $t \leq TKHKH/2$

Control input signals may not have pulse widths less than TKHKL (MIN.) or operate at cycle rates less than TKHKH (MIN.).

DC Characteristics 1 (T_A = 0 to 70°C, V_{DD} = 1.8 ± 0.1 V)

Parameter	Symbol	Test condition	MIN.	MAX.			Unit	Note
				x9	x18	x36		
Input leakage current	ILI		-2	+2			μA	
I/O leakage current	ILO		-2	+2			μA	
Operating supply current (Read cycle / Write cycle)	IDD	VIN ≤ VIL or VIN ≥ VIH, II/O = 0 mA, Cycle = MAX.	-E33	570	690	770	mA	
			-E35	550	660	750		
			-E40	510	610	690		
			-E50	440	530	590		
Standby supply current (NOP)	ISB1	VIN ≤ VIL or VIN ≥ VIH, II/O = 0 mA, Cycle = MAX. Inputs static	-E33	310	320	340	mA	
			-E35	310	320	340		
			-E40	300	310	330		
			-E50	290	300	320		
Output HIGH voltage	VOH(Low)	I _{OH} ≤ 0.1 mA	V _{DDQ} -0.2	V _{DDQ}				
	VOH	Note1	V _{DDQ} /2-0.12	V _{DDQ} /2+0.12				
Output LOW voltage	VOL(Low)	I _{OL} ≤ 0.1 mA	VSS	0.2				
	VOL	Note2	V _{DDQ} /2-0.12	V _{DDQ} /2+0.12				

- Notes**
1. Outputs are impedance-controlled. $|I_{OH}| = (V_{DDQ}/2)/(RQ/5) \pm 15\%$ for values of $175 \Omega \leq RQ \leq 350 \Omega$.
 2. Outputs are impedance-controlled. $I_{OL} = (V_{DDQ}/2)/(RQ/5) \pm 15\%$ for values of $175 \Omega \leq RQ \leq 350 \Omega$.
 3. AC load current is higher than the shown DC values.
 4. HSTL outputs meet JEDEC HSTL Class I standards.

DC Characteristics 2 (T_A = -40 to 85°C, V_{DD} = 1.8 ± 0.1 V)

Parameter	Symbol	Test condition	MIN.	MAX.			Unit	Note
				x9	x18	x36		
Input leakage current	ILI		-2	+2			μA	
I/O leakage current	ILO		-2	+2			μA	
Operating supply current (Read cycle / Write cycle)	IDD	VIN ≤ VIL or VIN ≥ VIH, II/O = 0 mA, Cycle = MAX.	-E33Y	700	820	910	mA	
			-E35Y	680	790	890		
			-E40Y	640	740	830		
			-E50Y	570	670	730		
Standby supply current (NOP)	ISB1	VIN ≤ VIL or VIN ≥ VIH, II/O = 0 mA, Cycle = MAX. Inputs static	-E33Y	430	440	470	mA	
			-E35Y	430	440	470		
			-E40Y	420	430	460		
			-E50Y	410	420	450		
Output HIGH voltage	VOH(Low)	IOH ≤ 0.1 mA	V _{DDQ} -0.2	V _{DDQ}				
	VOH	Note1	V _{DDQ} /2-0.12	V _{DDQ} /2+0.12				
Output LOW voltage	VOL(Low)	IOL ≤ 0.1 mA	VSS	0.2				
	VOL	Note2	V _{DDQ} /2-0.12	V _{DDQ} /2+0.12				

- Notes**
1. Outputs are impedance-controlled. $|I_{OH}| = (V_{DDQ}/2)/(RQ/5) \pm 15\%$ for values of $175 \Omega \leq RQ \leq 350 \Omega$.
 2. Outputs are impedance-controlled. $I_{OL} = (V_{DDQ}/2)/(RQ/5) \pm 15\%$ for values of $175 \Omega \leq RQ \leq 350 \Omega$.
 3. AC load current is higher than the shown DC values.
 4. HSTL outputs meet JEDEC HSTL Class I standards.

Capacitance (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
Input capacitance (Address, Control)	C _{IN}	V _{IN} = 0 V		5	pF
Input / Output capacitance (D, Q, CQ, CQ#)	C _{I/O}	V _{I/O} = 0 V		7	pF
Clock Input capacitance	C _{clk}	V _{clk} = 0 V		6	pF

Remark These parameters are periodically sampled and not 100% tested.


Thermal Characteristics

Parameter	Symbol	Substrate	Airflow	TYP.	Unit
Thermal resistance from junction to ambient air	θ_{ja}	4-layer	0 m/s	21.2	°C/W
			1 m/s	13.4	°C/W
		8-layer	0 m/s	20.2	°C/W
			1 m/s	13.0	°C/W
Thermal characterization parameter from junction to the top center of the package surface	ψ_{jt}	4-layer	0 m/s	0.02	°C/W
			1 m/s	0.06	°C/W
		8-layer	0 m/s	0.02	°C/W
			1 m/s	0.05	°C/W
Thermal resistance from junction to case	θ_{jc}			2.58	°C/W


AC Characteristics ($T_A = 0$ to 70°C or $T_A = -40$ to 85°C , $V_{DD} = 1.8 \pm 0.1$ V)

AC Test Conditions ($V_{DD} = 1.8 \pm 0.1$ V, $V_{DDQ} = 1.4$ V to V_{DD})

Input waveform (Rise / Fall time ≤ 0.3 ns)




Output waveform



Output load condition


Figure 1. External load at test



Read and Write Cycle

Parameter	Symbol	-E33, E33Y (300 MHz)		-E35, E35Y (287 MHz)		-E40, E40Y (250 MHz)		-E50, E50Y (200 MHz)		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock											
Average Clock cycle time (K, K#, C, C#)	TKHKH	3.3	8.4	3.5	8.4	4.0	8.4	5.0	8.4	ns	1
Clock phase jitter (K, K#, C, C#)	TKC var		0.2		0.2		0.2		0.2	ns	2
Clock HIGH time (K, K#, C, C#)	TKHKL	1.32		1.5		1.6		2.0		ns	
Clock LOW time (K, K#, C, C#)	TKLKH	1.32		1.5		1.6		2.0		ns	
Clock HIGH to Clock# HIGH (K → K#, C → C#)	TKHK#H	1.49		1.7		1.8		2.2		ns	
Clock# HIGH to Clock HIGH (K# → K, C# → C)	TK#HKH	1.49		1.7		1.8		2.2		ns	
Clock to data clock (K → C, K# → C#)	TKHCH	0	1.45	0	1.65	0	1.8	0	2.3	ns	
PLL lock time (K, C)	TKC lock	20		20		20		20		μs	3
K static to PLL reset	TKC reset	30		30		30		30		ns	4
Output Times											
CQ HIGH to CQ# HIGH (CQ → CQ#)	TCQHCQ#H	1.24		1.35		1.55		1.95		ns	5
CQ# HIGH to CQ HIGH (CQ# → CQ)	TCQ#HCQH	1.24		1.35		1.55		1.95		ns	5
C, C# HIGH to output valid	TCHQV		0.45		0.45		0.45		0.45	ns	
C, C# HIGH to output hold	TCHQX	-0.45		-0.45		-0.45		-0.45		ns	
C, C# HIGH to echo clock valid	TCHCQV		0.45		0.45		0.45		0.45	ns	
C, C# HIGH to echo clock hold	TCHCQX	-0.45		-0.45		-0.45		-0.45		ns	
CQ, CQ# HIGH to output valid	TCQHQV		0.27		0.3		0.3		0.35	ns	6
CQ, CQ# HIGH to output hold	TCQHQX	-0.27		-0.3		-0.3		-0.35		ns	6
C HIGH to output High-Z	TCHQZ		0.45		0.45		0.45		0.45	ns	
C HIGH to output Low-Z	TCHQX1	-0.45		-0.45		-0.45		-0.45		ns	
Setup Times											
Address valid to K rising edge	TAVKH	0.3		0.35		0.35		0.4		ns	7
Control inputs (R#, W#) valid to K rising edge	TIVKH	0.3		0.35		0.35		0.4		ns	7
Data inputs and write data select inputs (BWx#) valid to K, K# rising edge	TDVKH	0.3		0.35		0.35		0.4		ns	7
Hold Times											
K rising edge to address hold	TKHAX	0.3		0.35		0.35		0.4		ns	7
K rising edge to control inputs (R#, W#) hold	TKHIX	0.3		0.35		0.35		0.4		ns	7
K, K# rising edge to data inputs and write data select inputs (BWx#) hold	TKHDX	0.3		0.35		0.35		0.4		ns	7


- Notes**
1. When debugging the system or board, these products can operate at a clock frequency slower than TKHKH (MAX.) without the PLL circuit being used, if DLL# = LOW. Read latency (RL) is changed to 1.0 clock cycle in this operation. The AC/DC characteristics cannot be guaranteed, however.
 2. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge. TKC var (MAX.) indicates a peak-to-peak value.
 3. V_{DD} slew rate must be less than 0.1 V DC per 50 ns for PLL lock retention.
PLL lock time begins once V_{DD} and input clock are stable.
It is recommended that the device is kept NOP (R# = W# = HIGH) during these cycles.
 4. K input is monitored for this operation. See below for the timing.



5. Guaranteed by design.
6. Echo clock is very tightly controlled to data valid / data hold. By design, there is a ± 0.1 ns variation from echo clock to data. The data sheet parameters reflect tester guardbands and test setup variations.
7. This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.

- Remarks**
1. This parameter is sampled.
 2. Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.
 3. Control input signals may not be operated with pulse widths less than TKHKL (MIN.).
 4. If C, C# are tied HIGH, K, K# become the references for C, C# timing parameters.
 5. V_{DDQ} is 1.5 V DC.

Read and Write Timing




Remarks 1. Q00 refers to output from address A0+0.

Q01 refers to output from the next internal burst address following A0, i.e., A0+1.

- Outputs are disabled (high impedance) 2.5 clock cycles after the last READ ($R\# = \text{LOW}$) is input in the sequences of [READ/WRITE]-[NOP/WRITE], [READ/WRITE]-[NOP/NOP], [READ/NOP]-[NOP/WRITE] and [READ/NOP]-[NOP/NOP].
- In this example, if address A0 = A1, data Q00 = D10, Q01 = D11.

Write data is forwarded immediately as read results.

Application Example



Remark AC Characteristics are defined at the condition of SRAM outputs, CQ, CQ# and DQ with termination.

JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

Test Access Port (TAP) Pins

Pin name	Pin assignments	Description
TCK	2R	Test Clock Input. All input are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	10R	Test Mode Select. This is the command input for the TAP controller state machine.
TDI	11R	Test Data Input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.
TDO	1R	Test Data Output. This is the output side of the serial registers placed between TDI and TDO. Output changes in response to the falling edge of TCK.


Remark The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held HIGH for five rising edges of TCK. The TAP controller state is also reset on the SRAM POWER-UP.

JTAG DC Characteristics ($T_A = 0$ to 70°C , $V_{DD} = 1.8 \pm 0.1$ V, unless otherwise noted)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
JTAG Input leakage current	I_{LI}	$0\text{ V} \leq V_{IN} \leq V_{DD}$	-5.0	+5.0	μA
JTAG I/O leakage current	I_{LO}	$0\text{ V} \leq V_{IN} \leq V_{DD}Q$, Outputs disabled	-5.0	+5.0	μA
JTAG input HIGH voltage	V_{IH}		1.3	$V_{DD}+0.3$	V
JTAG input LOW voltage	V_{IL}		-0.3	+0.5	V
JTAG output HIGH voltage	V_{OH1}	$ I_{OHC} = 100\ \mu\text{A}$	1.6		V
	V_{OH2}	$ I_{OHT} = 2\text{ mA}$	1.4		V
JTAG output LOW voltage	V_{OL1}	$I_{OLC} = 100\ \mu\text{A}$		0.2	V
	V_{OL2}	$I_{OLT} = 2\text{ mA}$		0.4	V

JTAG AC Test Conditions

Input waveform (Rise / Fall time ≤ 1 ns)




Output waveform



Output load


Figure 2. External load at test



JTAG AC Characteristics (T_A = 0 to 70°C)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Clock					
Clock cycle time	t _{THTH}		50		ns
Clock frequency	f _{TF}			20	MHz
Clock HIGH time	t _{HTHL}		20		ns
Clock LOW time	t _{TLTH}		20		ns
Output time					
TCK LOW to TDO unknown	t _{TLOX}		0		ns
TCK LOW to TDO valid	t _{TLOV}			10	ns
Setup time					
TMS setup time	t _{MVTH}		5		ns
TDI valid to TCK HIGH	t _{DVTH}		5		ns
Capture setup time	t _{CS}		5		ns
Hold time					
TMS hold time	t _{THMX}		5		ns
TCK HIGH to TDI invalid	t _{THDX}		5		ns
Capture hold time	t _{CH}		5		ns

JTAG Timing Diagram



Scan Register Definition (1)

Register name	Description
Instruction register	The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run-test/idle or the various data register state. The register can be loaded when it is placed between the TDI and TDO pins. The instruction register is automatically preloaded with the IDCODE instruction at power-up whenever the controller is placed in test-logic-reset state.
Bypass register	The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible.
ID register	The ID Register is a 32 bit register that is loaded with a device and vendor specific 32 bit code when the controller is put in capture-DR state with the IDCODE command loaded in the instruction register. The register is then placed between the TDI and TDO pins when the controller is moved into shift-DR state.
Boundary register	The boundary register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to shift-DR state. Several TAP instructions can be used to activate the boundary register. The Scan Exit Order tables describe which device bump connects to each boundary register location. The first column defines the bit's position in the boundary register. The second column is the name of the input or I/O at the bump and the third column is the bump number.

Scan Register Definition (2)

Register name	Bit size	Unit
Instruction register	3	bit
Bypass register	1	bit
ID register	32	bit
Boundary register	109	bit

ID Register Definition

Part number	Organization	ID [31:28] vendor revision no.	ID [27:12] part no.	ID [11:1] vendor ID no.	ID [0] fix bit
μPD44325092B	4M x 9	XXXX	0000 0000 0100 1010	00000010000	1
μPD44325182B	2M x 18	XXXX	0000 0000 0100 1011	00000010000	1
μPD44325362B	1M x 36	XXXX	0000 0000 0100 1100	00000010000	1

SCAN Exit Order

Bit no.	Signal name			Bump ID
	x9	x18	x36	
1		C#		6R
2		C		6P
3		A		6N
4		A		7P
5		A		7N
6		A		7R
7		A		8R
8		A		8P
9		A		9R
10		Q0		11P
11		D0		10P
12	NC	NC	D9	10N
13	NC	NC	Q9	9P
14	NC	Q1	Q1	10M
15	NC	D1	D1	11N
16	NC	NC	D10	9M
17	NC	NC	Q10	9N
18	Q1	Q2	Q2	11L
19	D1	D2	D2	11M
20	NC	NC	D11	9L
21	NC	NC	Q11	10L
22	NC	Q3	Q3	11K
23	NC	D3	D3	10K
24	NC	NC	D12	9J
25	NC	NC	Q12	9K
26	Q2	Q4	Q4	10J
27	D2	D4	D4	11J
28		ZQ		11H
29	NC	NC	D13	10G
30	NC	NC	Q13	9G
31	NC	Q5	Q5	11F
32	NC	D5	D5	11G
33	NC	NC	D14	9F
34	NC	NC	Q14	10F
35	Q3	Q6	Q6	11E
36	D3	D6	D6	10E

Bit no.	Signal name			Bump ID
	x9	x18	x36	
37	NC	NC	D15	10D
38	NC	NC	Q15	9E
39	NC	Q7	Q7	10C
40	NC	D7	D7	11D
41	NC	NC	D16	9C
42	NC	NC	Q16	9D
43	Q4	Q8	Q8	11B
44	D4	D8	D8	11C
45	NC	NC	D17	9B
46	NC	NC	Q17	10B
47		CQ		11A
48	A	VSS	VSS	10A
49		A		9A
50		A		8B
51		A		7C
52		A		6C
53		R#		8A
54	NC	NC	BW1#	7A
55		BW0#		7B
56		K		6B
57		K#		6A
58	NC	NC	BW3#	5B
59	NC	BW1#	BW2#	5A
60		W#		4A
61		A		5C
62		A		4B
63	A	A	NC	3A
64		VSS		2A
65		CQ#		1A
66	NC	Q9	Q18	2B
67	NC	D9	D18	3B
68	NC	NC	D27	1C
69	NC	NC	Q27	1B
70	NC	Q10	Q19	3D
71	NC	D10	D19	3C
72	NC	NC	D28	1D

Bit no.	Signal name			Bump ID
	x9	x18	x36	
73	NC	NC	Q28	2C
74	Q5	Q11	Q20	3E
75	D5	D11	D20	2D
76	NC	NC	D29	2E
77	NC	NC	Q29	1E
78	NC	Q12	Q21	2F
79	NC	D12	D21	3F
80	NC	NC	D30	1G
81	NC	NC	Q30	1F
82	Q6	Q13	Q22	3G
83	D6	D13	D22	2G
84		DLL#		1H
85	NC	NC	D31	1J
86	NC	NC	Q31	2J
87	NC	Q14	Q23	3K
88	NC	D14	D23	3J
89	NC	NC	D32	2K
90	NC	NC	Q32	1K
91	Q7	Q15	Q24	2L
92	D7	D15	D24	3L
93	NC	NC	D33	1M
94	NC	NC	Q33	1L
95	NC	Q16	Q25	3N
96	NC	D16	D25	3M
97	NC	NC	D34	1N
98	NC	NC	Q34	2M
99	Q8	Q17	Q26	3P
100	D8	D17	D26	2N
101	NC	NC	D35	2P
102	NC	NC	Q35	1P
103		A		3R
104		A		4R
105		A		4P
106		A		5P
107		A		5N
108		A		5R
109		—		Internal

Remarks Bump ID 10A of bit no. 48 can also be used as NC if the product is x18 or x36.

Bump ID 2A of bit no. 64 can also be used as NC.

The register always indicates LOW, however.

JTAG Instructions

Instructions	Description
EXTEST	The EXTEST instruction allows circuitry external to the component package to be tested. Boundary-scan register cells at output pins are used to apply test vectors, while those at input pins capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the update-IR state of EXTEST, the output drive is turned on and the PRELOAD data is driven onto the output pins.
IDCODE	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO pins in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the test-logic-reset state.
BYPASS	When the BYPASS instruction is loaded in the instruction register, the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.
SAMPLE / PRELOAD	SAMPLE / PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and DQ pins into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable input will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (tCS plus tCH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO pins.
SAMPLE-Z	If the SAMPLE-Z instruction is loaded in the instruction register, all RAM DQ pins are forced to an inactive drive state (high impedance) and the boundary register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.

JTAG Instruction Coding

IR2	IR1	IR0	Instruction	Note
0	0	0	EXTEST	
0	0	1	IDCODE	
0	1	0	SAMPLE-Z	1
0	1	1	RESERVED	2
1	0	0	SAMPLE / PRELOAD	
1	0	1	RESERVED	2
1	1	0	RESERVED	2
1	1	1	BYPASS	

Notes 1. TRISTATE all DQ pins and CAPTURE the pad values into a SERIAL SCAN LATCH.

2. Do not use this instruction code because the vendor uses it to evaluate this product.

Output Pin States of CQ, CQ# and Q

Instructions	Control-Register Status	Output Pin Status	
		CQ,CQ#	Q
EXTEST	0	Update	High-Z
	1	Update	Update
IDCODE	0	SRAM	SRAM
	1	SRAM	SRAM
SAMPLE-Z	0	High-Z	High-Z
	1	High-Z	High-Z
SAMPLE	0	SRAM	SRAM
	1	SRAM	SRAM
BYPASS	0	SRAM	SRAM
	1	SRAM	SRAM

Remark The output pin statuses during each instruction vary according to the Control-Register status (value of Boundary Scan Register, bit no. 109).


There are three statuses:

Update : Contents of the “Update Register” are output to the output pin (QDR Pad).

SRAM : Contents of the SRAM internal output “SRAM Output” are output to the output pin (QDR Pad).

High-Z : The output pin (QDR Pad) becomes high impedance by controlling of the “High-Z JTAG ctrl”.

The Control-Register status is set during Update-DR at the EXTEST or SAMPLE instruction.



Boundary Scan Register Status of Output Pins CQ, CQ# and Q


Instructions	SRAM Status	Boundary Scan Register Status		Note
		CQ, CQ#	Q	
EXTEST	READ (Low-Z)	Pad	Pad	
	NOP (High-Z)	Pad	Pad	
IDCODE	READ (Low-Z)	–	–	No definition
	NOP (High-Z)	–	–	
SAMPLE-Z	READ (Low-Z)	Pad	Pad	
	NOP (High-Z)	Pad	Pad	
SAMPLE	READ (Low-Z)	Internal	Internal	
	NOP (High-Z)	Internal	Pad	
BYPASS	READ (Low-Z)	–	–	No definition
	NOP (High-Z)	–	–	

Remark The Boundary Scan Register statuses during execution each instruction vary according to the instruction code and SRAM operation mode.


There are two statuses:

Pad : Contents of the output pin (QDR Pad) are captured in the “CAPTURE Register” in the Boundary Scan Register.

Internal : Contents of the SRAM internal output “SRAM Output” are captured in the “CAPTURE Register” in the Boundary Scan Register.




TAP Controller State Diagram




Disabling the Test Access Port

It is possible to use this device without utilizing the TAP. To disable the TAP Controller without interfering with normal operation of the device, TCK must be tied to V_{SS} to preclude mid level inputs. TDI and TMS may be left open but fix them to V_{DD} via a resistor of about 1 kΩ when the TAP controller is not used. TDO should be left unconnected also when the TAP controller is not used.

Test Logic Operation (Instruction Scan)





Test Logic (Data Scan)



Package Dimensions

165-PIN PLASTIC BGA(15x17)



(UNIT:mm)	
ITEM	DIMENSIONS
D	15.00±0.10
E	17.00±0.10
w	0.30
A	1.35±0.11
A1	0.37±0.05
A2	0.98
e	1.00
b	0.50 ^{+0.10} _{-0.05}
x	0.10
y	0.15
y1	0.25
ZD	2.50
ZE	1.50

P165F5-100-FQ1-1

© Renesas Electronics Corporation 2010

Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of these products.

Types of Surface Mount Devices

μPD44325092BF5-FQ1 : 165-pin PLASTIC BGA (15 x 17)

μPD44325182BF5-FQ1 : 165-pin PLASTIC BGA (15 x 17)

μPD44325362BF5-FQ1 : 165-pin PLASTIC BGA (15 x 17)

Quality Grade

- A quality grade of the products is “Standard”.
- Anti-radioactive design is not implemented in the products.
- Semiconductor devices have the possibility of unexpected defects by affection of cosmic ray that reach to the ground and so forth.

Revision History	μPD44325092B, μPD44325182B , μPD44325362B
-------------------------	---

Rev.	Date	Description	
		Page	Summary
1st edition	'08.03.01	-	New Preliminary Data Sheet
2nd edition	'10.03.01	P14	DC Characteristics (Modification, Spec of I_{DD} and I_{SB1})
		P15	Thermal Characteristics (Modification, Spec)
Rev.1.00	'10.09.10	Throughout	Preliminary Data Sheet Data Sheet
Rev.2.00	'11.08.11	Throughout	Add Lead and the extended temperature operation product