

*μ*PD720210

ASSP (Four-port USB3.0 Hub Controller)



R19DS0070EJ0200 Rev.2.00 May 26, 2014

1. OVERVIEW

The μ PD720210 is a USB 3.0 hub controller that complies with the Universal Serial Bus (USB) Specification Revision 3.0 and operates at up to 5 Gbps. The device incorporates Renesas' market proven design expertise in USB 3.0 interface technologies and market proven USB 2.0 hub core. The device is fully compatible with all prior versions of USB spec and 100% compatible with Renesas' industry standard USB 3.0 host controller. It comes in a small 76-pin QFN package and integrates several commonly required external components, making it ideally suited for applications with limited PCB space. In addition, the μ PD720210 incorporates Renesas' low-power technologies and supports all main-stream battery charging specifications.

1.1 Features

- Compliant with Universal Serial Bus 3.0 Specification Revision 1.0, which is released by USB Implementers Forum, Inc
 - Supports the following speed data rates as follows: Low-speed (1.5 Mbps) / Full-speed (12 Mbps) / High-speed (480 Mbps) / Superspeed (5 Gbps)
 - Supports USB 3.0 link power management (U0/U1/U2/U3)
 - Supports USB 2.0 link power management (LPM: L0/L1/L2/L3)
- Configurable downstream port counts of 2, 3, or 4 ports
- Supports all VBUS control options
 - Individual or global over-current detection
 - Individual or ganged power control
- Supports USB 3.0/2.0 Compound (non-removable) devices by I/O pin configuration
- Supports clock output (24/12 MHz) for Compound (non-removal) device on downstream ports
- Supports Energy Star and EuP specifications for low-power PC peripheral system
- Single 5 V Power Supply
 - On chip LDO for 3.3 V from 5 V input and Switching Regulator for 1.05 V from 5 V input
- System clock: 24 MHz Crystal or Oscillator
- Supports USB Battery Charging Specification Revision 1.2 and other portable devices
 - DCP mode of BC 1.2
 - CDP mode of BC 1.2
 - China Mobile Phone Chargers
 - EU Mobile Phone Chargers
 - Apple iOS products
 - Other major portable devices
- Supports SPI ROM for optional firmware and parameter data
- Small Footprint
 - Small and low pin count package with simple pin assignment for PCB layout
 - Integration of many peripheral components
 - Direct routing of all USB signal traces to connector pins using one layer of the PCB
- Self/Bus-Powered modes can be set by pin strapping
- Integrated termination resistors for USB
- Provides SUSPEND status output
- Supports Port Indicator control (only Green color)



 μ PD720210 1. OVERVIEW

1.2 Applications

Stand-alone Hub, Monitor-Hub, Docking Station, Integrated Hub, etc.

1.3 Ordering Information

_	Part Number	Package	Operating Temperature	Remark
<r></r>	μPD720210K8-BAF-A	76-pin QFN (9 × 9)	0 to +70°C	Lead-free product

 μ PD720210 1. OVERVIEW

1.4 Block Diagram

1.05v FET SW Regulator (V50IN -> VDD10) Control → VBUS Switch HS/FS/LS PHY LDO (V50IN -> VDD33) 5v -USB HS/FS/LS US Port HS/FS/LS HS/FS/LS Hub Core Connector SS-PHY 3.3v **←** DS Port Control Control → VBUS Switch HS/FS/LS PHY USB Connector SS-PHY VBUS -VBUS Monitor VBUS HS/FS/LS PHY USB Control → VBUS Switch Connector SS-PHY HS/FS/LS PHY USB OSC Connector 24MHz SS-PHY CLKOUT 12/24MHz → VBUS Switch SS US Port DS Port Hub Core Control Control HS/FS/LS PHY USB SPI SPI Connector SS-PHY ROM

Figure 1-1. μ PD720210 Block Diagram

μPD720210 1. OVERVIEW

Table 1-1. Terminology


Block Name	Description
SS PHY	SuperSpeed Tx/Rx
HS/FS/LS PHY	High-/Full-/Low-speed transceiver
VBUS Monitor	Monitors the VBUS voltage level of the upstream port.
SS US Port Control	Upstream port control logic for SuperSpeed
HS/FS/LS US Port Control	Upstream port control logic for High-/Full-/Low-speed
SS Hub Core	Central control logic for SS-Hub.
HS/FS/LS Hub Core	Central control logic for HS/FS/LS-Hub.
SS DS Port Control	Downstream port control logic for SuperSpeed
HS/FS/LS DS Port Control	Downstream port control logic for HS/FS/LS
VBUS Control	Controls all the port power switches
SPI Interface	Connected to external serial ROM which can hold the optional firmware and hub settings
SW-Regulator	Switching regulator control logic to output 1.05 V power from 5 V input, utilizing the external transistor
LDO	Low Drop Out regulator integrated in this hub

 μ PD720210 1. OVERVIEW

1.5 Pin Configuration

• **76-pin QFN (9 × 9)** μPD720210K8-BAF-A

Figure 1-2. Pin Configuration of μ PD720210 (Top View)



2. PIN FUNCTION

This section describes each pin functions.

Strapping information in the tables shows the pin can be used to configure the functional settings of this controller when it is pulled up/down. See μ PD720210 User's Manual (R19UH0093E) for detail.

2.1 Power Supply

Pin Name	Pin No.	I/O Type	Function
VDD10	5, 11, 14, 22, 28, 31, 47, 64, 67, 70	Power	1.05 V power supply for Core Logic
VDD33	8, 17, 25, 34, 42, 61, 76	Power	3.3 V power supply for IO buffer
AVDD33	71	Power	3.3 V power supply for Analog circuit
V50IN	49	Power	LDO Regulator 5 V Input Need to be connected to GND, when integrated LDO is not used.
V33OUT	48	Power	LDO 3.3 V Output 15 k Ω and 4.7 μ F are required between this pin and GND, when integrated LDO is not used.
AVDD33R	50	Power	SW Regulator 3.3 V Input
NGDRV	52	-	SW Regulator Nch FET Control Note
PGDRV	51	-	SW Regulator Pch FET Control Note
ILIM	53	-	SW Regulator Current Sense
V10FB	54	-	SW Regulator Output Monitor

RENESAS

Note See section 3.10 for important information about the selection of FET.

2.2 Analog Interface

Pin Name	Pin No.	I/O Type	Function
RREF	72	-	Reference Voltage Input for USB 2.0 RREF must be connected to a 1.6 k Ω resistor with a tolerance of +/- 1%. It is strongly recommended to use a single resistor for 1.6 k Ω , versus the combined resistance with multiple resistors to achieve this value and tolerance.

2.3 System Clock

Pin Name	Pin No.	I/O Type	Function
XT1	74	External Oscillator Input Connect to 24 MHz crystal. This pin can be a 3.3 V Oscillator input as well.	
XT2	75	OUT	External Oscillator Output Connect to 24 MHz crystal When using single-ended clock input to XT1, this pin should be left open.

<R> 2.4 System Interface Pins

SUSPEND Output or CLKOUT depending on pin strap setting of SPICSB and OCI1B. SUSPEND is Suspend state output 1: in suspend state 0: not in suspend state Note] SUSPEND/SISS SUSPEND output level is Hi-z till this pin function is configured as SUSPEND output or clock output for non-removable device SPICSB OCI1B Pin Function Low High X Depends on Serial ROM	Pin Name	Pin No.	I/O Type	Active Level	Function
BUSSEL 44 IN N/A Power Mode Select Input 0: Bus-power setting 1: Self-power setting 1: Self-power setting 2: Self-power setting 3: Self-power setting 3: Self-power setting 4: Self-power setting 5: Self-power setting 5: Self-power setting 6: Self-power setting 6: Self-power setting 7: Self-power setting 8: Self-power setting 8: Self-power setting 9: S	SUSPEND/NRDCLKO	1	OUT	High/NA	setting of SPICSB and OCI1B. SUSPEND is Suspend state output 1: in suspend state 0: not in suspend state [Note] SUSPEND/NRDCLKO output level is Hi-z till this pin function is configured as SUSPEND output or clock output for non-removable device SPICSB OCI1B Pin Function Low NRDCLKO High SUSPEND High X Depends on Serial ROM
BUSSEL 44 IN N/A 0: Bus-power setting 1: Self-power setting When the external ROM is not used (SPICSB is low), LED1B/SUSPEND is used as LED function for LED1B pin for port1 with the following pin strap settings. When the external ROM is used (SPICSB is high) and SUSPEND function is enabled in the ROM Writing Tool, LED1B/SUSPEND is used as SUSPEND function. If the SUSPEND function is not enabled, this pin is not functional (Hi-Z), [Function] LED1B is LED control output signal to indicate port enable. Note that \(\mu^2\)PD720210 supports only Green Color of port indicator. 0: Port is enabled Hi-Z: Port is disabled Suspend state is shown by the following pin level. 1: in suspend state 0: not in suspend state \[\begin{array}{cccccccccccccccccccccccccccccccccccc	VBUSM	43	IN	High	
LED1B/SUSPEND is used as LED function for LED1B pin for port1 with the following pin strap settings. When the external ROM is used (SPICSB is high) and SUSPEND function is enabled in the ROM Writing Tool, LED1B/SUSPEND function. If the SUSPEND function is not enabled, this pin is not functional (Hi-Z), [Function] LED1B is LED control output signal to indicate port enable. Note that μPD720210 supports only Green Color of port indicator. 0: Port is enabled Hi-Z: Port is disabled Suspend state is shown by the following pin level. 1: in suspend state 0: not in suspend state SPICSB SPISOY SPISOY SPISOY SPISOY FUNCTION Low High High High High High Reserved (Hi-Z) Low Others High Reserved (Hi-Z) Low X X X X SUSPEND Or High X X X SUSPEND Or High X X X X SUSPEND Or Hi-Z [Pin strapping option] This pin is used for pin strap option to select the below functions. Refer to μPD720210 User's Manual (R19UH0093E) for the following setting - LED function (Chapter 5.1.2) - Battery Charging mode (Chapter 5.1.6)	BUSSEL	44	IN	N/A	Power Mode Select Input 0: Bus-power setting
The state of the s	LED1B/SUSPEND	37	OUT	Low	LED1B/SUSPEND is used as LED function for LED1B pin for port1 with the following pin strap settings. When the external ROM is used (SPICSB is high) and SUSPEND function is enabled in the ROM Writing Tool, LED1B/SUSPEND is used as SUSPEND function. If the SUSPEND function is not enabled, this pin is not functional (Hi-Z). [Function] LED1B is LED control output signal to indicate port enable. Note that \(\mu \)PD720210 supports only Green Color of port indicator. 0: Port is enabled Hi-Z: Port is disabled Suspend state is shown by the following pin level. 1: in suspend state O: not in suspend state SPICSB SPISCK/ SPISO/ SPISI/ LED1B/ Pin LED4B LED4B LED3B LED2B SUSPEND Function Low High High High High LED1B Reserved (Hi-Z) Low Others High High Reserved (Hi-Z) Low X X X Low Reserved (Hi-Z) High X X X SUSPEND or Hi-Z [Pin strapping option] This pin is used for pin strap option to select the below functions. Refer to \(\mu \)PD720210 User's Manual (R19UH0093E) for the following setting - LED function (Chapter 5.1.2)

<R> 2.5 USB Port Control Pins

Pin Name	Pin No.	I/O Type	Active Level	Function	
OCI1B	45	IN	Low	[Function] Over Current Input 0: Over-current condition is detected. 1: Non over-current condition is detected. [Pin strapping option] OCI1B Pin Function High Removable device setting and Over current input. Low Non-Removable setting. This pin is used to select non-removable setting.	
OCI2B, OCI3B, OCI4B	55, 57, 59	IN	Low	[Function] Over Current Input 0: Over-current condition is detected. 1: Non over-current condition is detected. [Pin strapping option] OCIXB Pin Function High Removable device setting and Over Current Input. Low Non-Removable setting. This pin is used to select non-removable setting.	
PPON1B/NRDRSTB	46	I/O	Low	[Function] Port Power Control or NRDRSTB (Non-Removable Device Reset) depending on pin strap setting of this pin. PPON1B/NRDRSTB Pin Function High PPON1B Low NRDRSTB PPON1B is a Port Power Control signal 0: Power supply for VBUS is on. 1: Power supply for VBUS is off. NRDRSTB is a reset signal for Non-Removable device.	
PPON2B	56	I/O	Low	[Function] This pin is a Port Power Control signal. 0: Power supply for VBUS is on. 1: Power supply for VBUS is off. [Pin strapping option] This pin is used for pin strapping option: Gang/Individual Power Control of all ports. PPON2B Gang/Individual Mode High Individual Low Gang	

Pin Name	Pin No.	I/O Type	Active Level		Fui	nction
PPON3B, PPON4B	58, 60	I/O	Low	0: Power sur 1: Power sur [Pin strappin	oply for VBUS oply for VBUS g option] are used for p	

2.6 USB Data Pins

Pin Name	Pin No.	I/O Type	Function
U3TXDN1, U3TXDN2, U3TXDN3, U3TXDN4	4, 13, 21, 30	OUT	USB 3.0 Downstream Transmit data D- signal for SuperSpeed
U3TXDNU	65	OUT	USB 3.0 Upstream Transmit data D- signal for SuperSpeed
U3TXDP1, U3TXDP2, U3TXDP3, U3TXDP4	3, 12, 20, 29	OUT	USB 3.0 Downstream Transmit data D+ signal for SuperSpeed
U3TXDPU	66	OUT	USB 3.0 Upstream Transmit data D+ signal for SuperSpeed
U3RXDN1, U3RXDN2, U3RXDN3, U3RXDN4	7, 16, 24, 33	IN	USB 3.0 Downstream Receive data D- signal for SuperSpeed
U3RXDNU	68	IN	USB 3.0 Upstream Receive data D- signal for SuperSpeed
U3RXDP1, U3RXDP2, U3RXDP3, U3RXDP4	6, 15, 23, 32	IN	USB 3.0 Downstream Receive data D+ signal for SuperSpeed
U3RXDPU	69	IN	USB 3.0 Upstream Receive data D+ signal for SuperSpeed
U2DM1, U2DM2, U2DM3, U2DM4	10, 19, 27, 36	I/O	USB 2.0 Downstream D- signal for High-/Full-/Low-speed
U2DMU	63	I/O	USB 2.0 Upstream D- signal for High-/Full-/Low-speed
U2DP1, U2DP2, U2DP3, U2DP4	9, 18, 26, 35	I/O	USB 2.0 Downstream D+ signal for High-/Full-/Low-speed
U2DPU	62	I/O	USB 2.0 Upstream D+ signal for High-/Full-/Low-speed

<R>2.7 SPI Interface

Pin Name	Pin No.	I/O Type	Active Level	Function
				[Function] External serial ROM Clock Output or LED output, depending on pin strap setting.
SPISCK/LED4B	41	I/O	N/A	[Pin strapping option] This pin is used for pin strapping option to select the below functions. Refer to µPD720210 User's Manual (R19UH0093E) for the following setting - LED function (Refer to Chapter 5.1.2) - Battery Charging mode (Refer to Chapter 5.1.6)
				[Function] External serial ROM Chip Select
SPICSB	38	I/O	Low	[Pin strapping option] This pin is used for pin strap option to select the below functions. Refer to μPD720210 User's Manual (R19UH0093E) for the following setting - External SPI ROM (Refer to Chapter 5.1.1) - LED function (Refer to Chapter 5.1.2) - Address length of external ROM (Refer to Chapter 5.1.8)
				[Function] External serial ROM Data Input (to be connected to Serial Data Output pin of the external ROM) or LED output, depending on pin strap setting.
SPISO/LED3B	40	I/O	N/A	[Pin strapping option] This pin is used for pin strap option to select the below functions. Refer to µPD720210 User's Manual (R19UH0093E) for the following setting - LED function (Refer to Chapter 5.1.2) - Battery Charging mode (Refer to Chapter 5.1.6) - Address length of external ROM (Refer to Chapter 5.1.8)
				[Function] External serial ROM Data Output (to be connected to Serial Data input pin of the external ROM) or LED output, depending on pin strap setting.
SPISI/LED2B	39	39 I/O	N/A	[Pin strapping option] This pin is used for pin strap option to select the below functions. Refer to μPD720210 User's Manual (R19UH0093E) for the following setting - LED function (Refer to Chapter 5.1.2) - Battery Charging mode (Refer to Chapter 5.1.6) - Address length of external ROM (Refer to Chapter 5.1.8)

2.8 **Test Pin**

Pin Name	Pin No.	I/O Type	Active Level	Function
IC(L)	73	IN	High	Test Pin to be connected to GND

3. ELECTRICAL SPECIFICATIONS

3.1 Buffer List

• 3.3 V input buffer

IC(L)

• 3.3 V input Schmitt buffer

RESETB, OCI2B, OCI3B, OCI4B

• 3.3 V IOLH = 4 mA output buffer

SUSPEND/NRDCLKO, SPICSB, PPON1B/NRDRSTB, PPON2B, PPON3B, PPON4B

• 3.3 V IOLH = 12 mA output buffer

LED1B/SUSPEND, SPISI/LED2B, SPISCK/LED4B

• 3.3 V loL = 12 mA bi-directional buffer

<R>

SPISO/LED3B

• 5 V input Schmitt buffer

VBUSM, BUSSEL, OCI1B

• 3.3 V oscillator interface

XT1, XT2

· USB Classic interface

U2DP(4:1, U), U2DM(4:1, U)

• USB SuperSpeed Serdes (Serializer-Deserializer)

U3TXDP(4:1, U), U3TXDN(4:1, U), U3RXDP(4:1, U), U3RXDN(4:1, U)

LDO Interface

V33OUT, V50IN

Switching Regulator Interface

AVDD33R, PGDRV, NGDRV, ILIM, V10FB

3.2 Terminology

Table 3-1. Terms Used in Absolute Maximum Ratings

Parameter	Symbol	Meaning
Power supply voltage	V _{DD33} , V _{DD10} , AV _{DD33}	Indicates the voltage range within which damage or reduced reliability will not result when power is applied to a VDD pin.
Input voltage	Vı	Indicates voltage range within which damage or reduced reliability will not result when power is applied to an input pin.
Output voltage	Vo	Indicates voltage range within which damage or reduced reliability will not result when power is applied to an output pin.
Output current	Io	Indicates absolute tolerance values for DC current to prevent damage or reduced reliability when current flows out of or into output pin.
Storage temperature	T _{stg}	Indicates the element temperature range within which damage or reduced reliability will not result while no voltage or current is applied to the device.

Table 3-2. Terms Used in Recommended Operating Range

Parameter	Symbol	Meaning
Power supply voltage	V _{DD33} , V _{DD10} , AV _{DD33}	Indicates the voltage range for normal logic operations occur when GND = 0 V.
High-level input voltage	V _{IH}	Indicates the voltage, which is applied to the input pins of the device, is the voltage indicates that the high level states for normal operation of the input buffer.
		* If a voltage that is equal to or greater than the "Min." value is applied, the input voltage is guaranteed as high level voltage.
Low-level input voltage	V _{IL}	Indicates the voltage, which is applied to the input pins of the device, is the voltage indicates that the low level states for normal operation of the input buffer.
		* If a voltage that is equal to or lesser than the "Max." value is applied, the input voltage is guaranteed as low level voltage.
Input rise time	T _{ri}	Indicates the limit value for the time period when an input voltage applied to the input pins of the device rises from 10% to 90%.
Input fall time	T _{fi}	Indicates the limit value for the time period when an input voltage applied to the input pins of the device falls from 90% to 10%.
Operating temperature	T _A	Indicates the ambient temperature range for normal logic operations.

Table 3-3. Term Used in DC Characteristics

Parameter	Symbol	Meaning
Off-state output leakage current	l _{OZ}	Indicates the current that flows from the power supply pins when the rated power supply voltage is applied whena 3-state output has high impedance.
Input leakage current	I	Indicates the current that flows when the input voltage is supplied to the input pin.

3.3 Absolute Maximum Ratings

Table 3-4. Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Units
Power supply voltage	V _{DD33} , AV _{DD33}		-0.5 to +4.6	V
	V_{DD10}		−0.5 to +1.4	٧
	V50IN		5.5	V
Input voltage, 3.3 V buffer	Vı	V _I < V _{DD33} + 0.5 V	-0.5 to +4.6	٧
Output voltage, 3.3 V buffer	Vo	V _O <v<sub>DD33 + 0.5 V</v<sub>	-0.5 to +4.6	٧
USB3.0 differential signals	V _I /V _O	$V_I/V_O < V_{DD10} + 0.5 V$	−0.5 to +1.4	٧
Input voltage, 5 V buffer	Vı	V _I < V _{DD33} + 2.5 V	−0.5 to +6.6	٧
Output current	I ₀	4 mA Type	8	mA
	Io	12 mA Type	24	mA
Storage temperature	T _{stg}		-65 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameters. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

3.4 Recommended Operating Ranges

Table 3-5. Recommended Operating Ranges

Parameter	Symbol	Condition	Min.	Тур.	Max.	Units
Operating voltage With external power source	V _{DD33} , AV _{DD33}		3.0	3.3	3.6	V
·	V_{DD10}		0.9975	1.05	1.1025	V
Operating voltage	V50IN		4.75	5.0	5.25	V
With on-chip Regulators						
Available Current for external components (3.3 V) Note	V33OUT				30	mA
High-level input voltage	V _{IH}		2.0		V _{DD33} +0.3	V
Low-level input voltage	V _{IL}		-0.3		+0.8	V
Input rise time	T _{ri}	Normal Buffer	0		200	ns
		Schmitt Buffer	0		10	ms
Input fall time	T _{fi}	Normal Buffer	0		200	ns
		Schmitt Buffer	0		10	ms
Operating ambient temperature	T _A		0		+70	°C

3.5 DC Characteristics

Table 3-6. DC Characteristics (V_{DD33} = 3.3 V \pm 10%, V_{DD10} = 1.05 V \pm 5%, T_A = -0 to +70°C)

Parameter	Symbol	Condition	Min.	Max.	Units
Off-state output current	I _{OZ}	$V_I = V_{DD33}$ or GND		±10	μΑ
Input leakage current	I _I	$V_I = V_{DD33}$ or GND		±10	μΑ
Low-level output voltage	V _{OL}	I _{OL} = 0 mA		0.1	V
High-level output voltage	V _{OH}	I _{OH} = 0 mA	V _{DD33} -0.1		V

Table 3-7. USB interface block

Parameter	Symbol	Conditions	Min.	Max.	Unit
Output pin impedance	Z _{HSDRV}		40.5	49.5	Ω
Input Levels for Low-/Full-speed:					
High-level input voltage (drive)	V _{IH}		2.0		V
High-level input voltage (floating)	V _{IHZ}		2.7	3.6	V
Low-level input voltage	V _{IL}			0.8	V
Differential input sensitivity	V_{DI}	(D+) - (D-)	0.2		V
Differential common mode range	V _{CM}	Includes V _{DI} range	0.8	2.5	V
Output Levels for Low-/Full-speed:					
High-level output voltage	V _{OH}	RL of 14.25 kΩ to GND	2.8	3.6	V
Low-level output voltage	V _{OL}	RL of 1.425 kΩ to 3.6 V	0.0	0.3	V
SE1	V _{OSE1}		0.8		V
Output signal crossover point voltage	V _{CRS}		1.3	2.0	V
Input Levels for High-speed:					
High-speed squelch detection threshold (differential signal)	V _{HSSQ}		100	150	mV
High-speed disconnect detection threshold (differential signal)	V _{HSDSC}		525	625	mV
High-speed data signaling common mode voltage range	V _{HSCM}		-50	+500	mV
High-speed differential input signaling level	See Figure	3-4			•
Output Levels for High-speed:					
High-speed idle state	V _{HSOI}		-10	+10	mV
High-speed data signaling high	V _{HSOH}		360	440	mV
High-speed data signaling low	V _{HSOL}		-10	+10	mV
Chirp J level (differential signal)	V _{CHIRPJ}		700	1100	mV
Chirp K level (differential signal)	V _{CHIRPK}		-900	-500	mV




Figure 3-1. Differential Input Sensitivity Range for Low-/Full-speed

Figure 3-2. Full-speed Buffer Voh/Ioh Characteristics for High-speed Capable Transceiver





Figure 3-3. Full-speed Buffer Vol/IoL Characteristics for High-speed Capable Transceiver






Figure 3-4. Receiver Sensitivity for Transceiver at DP/DM

Figure 3-5 Receiver Measurement Fixtures




Table 3-8. Cut-off Current of On-chip Regulators

Parameter	Symbol	Condition	Min.	Max.	Units
Cut-off current of on-chip Regulator (1.05 V)	I _{cutoff1}	-	1.4	1.8	Α
Cut-off current of on-chip Regulator (3.3 V)	I _{cutoff3}	-	0.8	1.2	Α

3.6 Pin Capacitance


Table 3-9. Pin Capacitance

Parameter	Symbol	Condition	Min.	Max.	Units
SPI Interface Pin capacitance	C _{SPI}			5	pF

3.7 Sequence for Turning On or Off Power

When the external power source for 1.05 V and 3.3 V power is used, it is recommended that the time difference between the start of power-supply rise (3.3 V or 1.05 V) and the point where both power supplies are stabilized should be within 100 ms, regardless of the order of power sequence. A voltage of $0.1V_{DD}$ has to be raised to $0.9V_{DD}$ within the specified time.

When the on-chip LDO and the switching regulator are used, this timing is controlled by the internal circuit as defined here.



3.8 AC Characteristics

3.8.1 System Clock

Table 3-10. System Clock (XT1/XT2) Ratings ($V_{DD33} = 3.3 \text{ V} \pm 10\%$, $V_{DD10} = 1.05 \text{ V} \pm 5\%$, $T_A = -0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Units
Clock frequency	F _{CLK}	Crystal	-100	24	+100	MHz
			ppm		ppm	
Clock duty cycle	T _{DUTY}		40	50	60	%

Remark Required accuracy of crystal or oscillator block includes initial frequency accuracy, the spread of Crystal capacitor loading, supply voltage, temperature and aging, etc.

3.8.2 **Reset and Clock Timing**

<R>


Table 3-11. Power On Reset (RESETB) Timings

Parameter	Symbol	Condition	Min.	Max.	Units
Power on reset time	TPONRST	See Figure 3-7	10		ms

Remarks 1. No order in power-on VDD33, AVDD33, AVDD33 and VDD10.

- 2. All power sources should be stable within 100 ms from the earliest turned on power sources.
- 3. RESETB shall be de-asserted after all power sources and the system clock become stable.

Figure 3-7. Power On Reset Timing




<R>

Table 3-12. NRDRST Output and CLKOUT Signal Timing

Parameter	Symbol	Condition	Min.	Max.	Units
Clock out timing after Reset out ends	T _{RSTtoCLK}	See Figure 3-8		300	μs
Reset timing for Non-Removable Device after Clock out starts	T _{CLKtoRSTE}	See Figure 3-8		30	ms

Figure 3-8. NRDRST Output and CLKOUT Signal Timing



- <R>Table 3-13, Figure 3-9 shows the stopping timing of clock output of SUSPNED/NRDCLKO pin. There are three cases for the timing. To stop the clock output, a setting of ROM Writing Tool is needed. Refer to μ PD720210 User's Manual (R19UH0093E) in more detail.
 - Case 1: Non-removable device of Port 1 is a USB 2.0 device.

After a USB 2.0 non-removable device of Port1 transitions to suspend state and the wait time of "T_{U2CLKOFF}" is satisfied, the clock output stops.

Case 2: Non-removable device of Port 1 is a USB 3.0 device except USB 3.0 hub.

After a USB 3.0 non-removable device of Port1 transitions to suspend state and the wait time of "Tu3CLKOFF" is satisfied, the clock output stops.

Case 3: Non-removable device of Port 1 is a USB 3.0 hub.

After a USB 3.0 non-removable hub of Port1 transitions to suspend state and the wait time of "Tu2clkoff" and "Tu3clkoff" is satisfied, the clock output stops.

<R>


Table 3-13. NRDCLKO Clock Output Stop Timing

Parameter	Symbol	Condition	Min.	Max.	Units
Wait time of stopping Clock Output after Non- Removable USB 2.0 Device transitions to Suspend state Note1	T _{U2CLKOFF}	See Figure 3-9		50	ms
Wait time of stopping Clock Output after Non- Removable USB 3.0 Device transitions to Suspend state Note2	T _{U3CLKOFF}	See Figure 3-9		50	ms

- **Notes 1.** If USB 2.0 Port 1 detects any resume signal during this wait time, μPD720210 doesn't stop the clock output for non-removable device.
 - 2. If USB 3.0 Port 1 detects U3exit during this wait time, μ PD720210 doesn't stop the clock output for non-removable device.

<R>

Figure 3-9. NRDCLKO Clock Output Stop Timing



- <R>Table 3-14, Figure 3-10, Figure 3-11 and Figure 3-12 shows the starting timing of clock output of SUSPNED/NRDCLKO pin after stopping the clock output. There are three cases for the timing.
 - Case 1: Non-removable device of Port 1 is a USB 2.0 device.
 - If "T_{CLKONbyU2R}" or "T_{CLKONbyU2T}" or "T_{CLKONbyU2Sta}" is satisfied, the clock output is initiated.
 - Case 2: Non-removable device of Port 1 is a USB 3.0 device except USB 3.0 hub.
 - If "T_{CLKONbyU3R}" or "T_{CLKONbyU3T}" is satisfied, the clock output is initiated.
 - Case 3: Non-removable device of Port 1 is a USB 3.0 hub.
 - If " $T_{CLKONbyU2R}$ " or " $T_{CLKONbyU2T}$ " or " $T_{CLKONbyU2Sta}$ " or " $T_{CLKONbyU3R}$ " or " $T_{CLKONbyU3R}$ " is satisfied, the clock output is initiated.


<R>

<R>


Table 3-14. NRDCLKO Clock Output Start Timing

Parameter	Symbol	Condition	Min.	Max.	Units
Start timing of Clock Output after sending resume signal or detecting resume signal on USB 2.0 Port 1	T _{CLKONbyU2R}	See Figure 3-10		1	ms
Start timing of Clock Output after transitioning to not suspended state on USB 2.0 Port 1	T _{CLKONbyU2T}	See Figure 3-10		1	ms
Start timing of Clock Output after transitioning to not suspended state on USB 2.0 Upstream	T _{CLKONbyU2Sta}	See Figure 3-11		1	ms
Start timing of Clock Output after sending U3exit or detecting U3exit on USB 3.0 Port 1	T _{CLKONbyU3R}	See Figure 3-12		1	ms
Start timing of Clock Output after transitioning to not suspended state on USB 3.0 Port 1	Тськольуизт	See Figure 3-12		1	ms

Figure 3-10. NRDCLKO Clock Output Start Timing by Resuming USB 2.0 Port 1




<R> Figure 3-11. NRDCLKO Clock Output Initiate Timing by USB 2.0 Upstream State Transition



<R>

Figure 3-12. NRDCLKO Clock Output Initiate Timing by Resuming USB 3.0 Port 1



3.8.3 USB3.0 SuperSpeed Interface - Differential Transmitter (TX) Specifications

(Refer to Universal Serial Bus 3.0 Specification Revision 1.0 for more information)

Table 3-15. Transmitter Normative Electrical Parameters

Parameter	Symbol	Min	Max	Units
Unit Interval	UI	199.94	200.06	ps
Differential p-p Tx voltage swing	V _{TX-DIFF-PP}	0.8	1.2	V
Tx de-emphasis	V _{TX-DE-RATIO}	3.0	4.0	dB
DC differential impedance	R _{TX-DIFF-DC}	72	120	Ω
The amount of voltage change allowed during Receiver Detection	VTX-RCV-DETECT		0.6	V
AC Coupling Capacitor	C _{AC-COUPLING}	75	200	nF
Maximum slew rate	tcdr-slew-max		10	ms/s

Table 3-16. Transmitter Informative Electrical Parameters

Parameter	Symbol	Min	Max	Units
Deterministic min pulse	t _{MIN-PULSE-Dj}	0.96		UI
Tx min pulse	t _{MIN-PULSE-Tj}	0.90		UI
Transmitter Eye	t _{TX-EYE}	0.625		UI
Tx deterministic jitter	t _{TX-DJ-DD}		0.205	UI
Tx input capacitance for return loss	C _{TX-PARASITIC}		1.25	pf
Transmitter DC common mode impedance	R _{TX-DC}	18	30	Ω
Transmitter short-circuit current limit	I _{TX-SHORT}		60	mA
Transmitter DC common-mode voltage	V _{TX-DC-CM}	0	2.2	V
Tx AC common mode voltage	V _{TX-CM-AC-PP-ACTIVE}		100	mVp-p
Absolute DC Common Mode Voltage between U1 and U0	V _{TX-CM-DC-ACTIVE-}		200	mV
Electrical Idle Differential Peak- Peak Output voltage	V _{TX-IDLE-DIFF-AC-pp}	0	10	mV
DC Electrical Idle Differential Output Voltage	V _{TX-IDLE-DIFF-DC}	0	10	mV

3.8.4 USB3.0 SuperSpeed Interface - Differential Receiver (RX) Specifications

(Refer to Universal Serial Bus 3.0 Specification Revision 1.0 for more information)

Table 3-17. Receiver Normative Electrical Parameters

Parameter	Symbol	Min	Max	Units
Unit Interval	UI	199.94	200.06	ps
Receiver DC common mode impedance	R _{RX-DC}	18	30	Ω
DC differential impedance	R _{RX-DIFF-DC}	72	120	Ω
DC Input CM Input Impedance for V>0 during Reset of Power down	Zrx-high-imp-dc-pos	25k		Ω
LFPS Detect Threshold	V _{RX-LFPS-DET-DIFF-p-p}	100	300	mV

Table 3-18. Receiver Informative Electrical Parameters

Parameter	Symbol	Min	Max	Units
Differential Rx peak-to-peak voltage	V _{RX-DIFF-PP-POST-EQ}	30		mV
Max Rx inherent timing error	T _{RX-Tj}		0.45	UI
Max Rx inherent deterministic timing error	T _{RX-DJ-DD}		0.285	UI
Rx input capacitance for return loss	C _{RX-PARASITIC}		1.1	pF
Rx AC common mode voltage	V _{RX-CM-AC-P}		150	mVPeak
Rx AC common mode voltage during the U1 to U0 transition	VRX-CM-DC-ACTIVE-IDLE- DELTA-P		200	mVPeak

3.8.5 USB2.0 Interface

Table 3-19. USB Interface (1 of 4)

Parameter	Symbol	Conditions	Min.	Max.	Unit
Low-speed Electrical Characteristics		•			
Rise time (10% to 90%)	tur	C _L = 200 pF to 600 pF	75	300	ns
Fall time (90% to 10%)	tlf	C _L = 200 pF to 600 pF	75	300	ns
Differential rise and fall time matching	t LRFM	(tlr/tlf) Note	80	125	%
Low-speed data rate	t LDRATHS	Average bit rate	1.49925	1.50075	Mbps
Downstream facing port source jitter total (including frequency tolerance) (Figure 3-19):					
To next transition For paired transitions	t _{DDJ1}		−25 −14	+25 +14	ns ns
Downstream facing port differential receiver jitter total (including frequency tolerance) (Figure 3-19): To next transition	t wr1		-152	+152	ns
For paired transitions	tujr2		-200	+200	ns
Source SE0 interval of EOP (Figure 3-18)	t LEOPT		1.25	1.5	μs
Receiver SE0 interval of EOP (Figure 3-18)	t LEOPR		670		ns
Width of SE0 interval during differential transition	t LST			210	ns
Hub differential data delay (Figure 3-15)	t LHDD			300	ns
Hub differential driver jitter (including cable) (Figure 3-15):					
Downstream facing port To next transition For paired transitions	tldhj1		-45 -15	+45 +15	ns ns
Upstream facing port To next transition For paired transitions	t.инл1		-45 -45	+45 +45	ns ns
Data bit width distortion after SOP (Figure 3-15)	tusop		-60	+60	ns
Hub EOP delay relative to tho (Figure 3-16)	t LEOPD		0	200	ns
Hub EOP output width skew (Figure 3-16)	tLHESK		-300	+300	ns
Full-speed Electrical Characteristics					
Rise time (10% to 90%)	t _{FR}	C _L = 50 pF, Rs = 36 Ω	4	20	ns
Fall time (90% to 10%)	t _{FF}	C _L = 50 pF,	4	20	ns
	LFF	Rs = 36Ω			
Differential rise and fall time matching	terem	1	90	111.11	%
Differential rise and fall time matching Full-speed data rate		Rs = 36 Ω	90	111.11 12.0060	% Mbps

Note Excluding the first transition from the Idle state.

Table 3-20. USB Interface (2 of 4)

Parameter	Symbol	Conditions	Min.	Max.	Unit
Full-speed Electrical Characteristics (Conti	nued)	l			
Consecutive frame interval jitter	trfi	No clock adjustment		42	ns
Source jitter total (including frequency tolerance) (Figure 3-17): To next transition	t _{DJ1}	Note	-3.5 -4.0	+3.5	ns
For paired transitions Source jitter for differential transition to SE0 transition (Figure 3-18)	t _{DJ2}		-4.0 -2	+4.0	ns
Receiver jitter (Figure 3-19): To Next Transition For Paired Transitions	turi turi		-18.5 -9	+18.5 +9	ns ns
Source SE0 interval of EOP (Figure 3-18)	t FEOPT		160	175	ns
Receiver SE0 interval of EOP (Figure 3-18) Width of SE0 interval during differential transition	tfeopr tfst		82	14	ns
Hub differential data delay (Figure 3-15) (with cable) (without cable)	thdd1 thdd2			70 44	ns ns
Hub differential driver jitter (including cable) (Figure 3-15): To next transition For paired transitions	tнол1 tнол2		-3 -1	+3 +1	ns ns
Data bit width distortion after SOP (Figure 3-15)	trsop		-5	+5	ns
Hub EOP delay relative to thdd (Figure 3-16)	t FEOPD		0	15	ns
Hub EOP output width skew (Figure 3-16)	t FHESK		-15	+15	ns
High-speed Electrical Characteristics					
Rise time (10% to 90%)	thsr		500		ps
Fall time (90% to 10%)	t HSF		500		ps
Driver waveform	See Figure	3-13.			
High-speed data rate	t hsdrat		479.760	480.240	Mbps
Microframe interval	thsfram		124.9375	125.0625	μs
Consecutive microframe interval difference	t HSRFI			4 HHigh- speed	Bit times
Data source jitter	See Figure	3-13.			
Receiver jitter tolerance	See Figure	3-4.			
Hub data delay (without cable)	thshdd			36 High- speed+4 ns	Bit times
Hub data jitter	See Figure	3-4, Figure 3-13.			
Hub delay variation range	thshov			5 HHigh- speed	Bit times

Note Excluding the first transition from the Idle state.

Table 3-21. USB Interface (3 of 4)

Parameter	Symbol	Conditions	Min.	Max.	Unit
Hub Event Timings					
Time to detect a downstream facing port connect event (Figure 3-21): Awake hub Suspended hub	tocnn		2.5 2.5	2000 12000	μs μs
Time to detect a disconnect event at a hub's downstream facing port (Figure 3-20)	todis		2.0	2.5	μs
Duration of driving resume to a downstream port (only from a controlling hub)	torsmon		20		ms
Time from detecting downstream resume to rebroadcast	tursm			1.0	ms
Duration of driving reset to a downstream facing port (Figure 3-22)	t DRST	Only for a SetPortFeature (PORT_RESET) request	10	20	ms
Time to detect a long K from upstream	turlk		2.5	100	μs
Time to detect a long SE0 from upstream	turlse0		2.5	10000	μs
Duration of repeating SE0 upstream (for Low-/Full-speed repeater)	t urpse0			23	FS Bit times
Inter-packet delay (for High-speed) of packets traveling in same direction	thsipdsd		88		Bit times
Inter-packet delay (for High-speed) of packets traveling in opposite direction	thsipdod		8		Bit times
Inter-packet delay for device/root hub response with detachable cable for Highspeed	thsrspipd1			192	Bit times
Time of which a Chirp J or Chirp K must be continuously detected (filtered) by hub or device during Reset handshake	tғішт		2.5		μs
Time after end of device Chirp K by which hub must start driving first Chirp K in the hub's chirp sequence	twтрсн			100	μs
Time for which each individual Chirp J or Chirp K in the chirp sequence is driven downstream by hub during reset	tоснвіт		40	60	μs
Time before end of reset by which a hub must end its downstream chirp sequence	tDCHSE0		100	500	μs
Time from internal power good to device pulling D+ beyond V _{IHZ} (Figure 3-22)	t sigatt			100	ms
Debounce interval provided by USB system software after attach (Figure 3-22)	t attdb			100	ms
Maximum duration of suspend averaging interval	tsusavgi			1	S
Period of idle bus before device can initiate resume	twtrsm		5		ms
Duration of driving resume upstream	torsmup		1	15	ms

Table 3-22. USB Interface (4 of 4)

Parameter	Symbol	Conditions	Min.	Max.	Unit
Hub Event Timings (Continued)					
Resume recovery time	trsmrcy	Remote-wakeup is enabled	10		ms
Time to detect a reset from upstream for non High-speed capable devices	t DETRST		2.5	10000	μs
Reset recovery time (Figure 3-22)	t rstrcy			10	ms
Inter-packet delay for Full-speed	t IPD		2		Bit times
Inter-packet delay for device response with detachable cable for Full-speed	trspipd1			6.5	Bit times
SetAddress() completion time	t dsetaddr			50	ms
Time to complete standard request with no data	tdrqcmpltnd			50	ms
Time to deliver first and subsequent (except last) data for standard request	tdretdata1			500	ms
Time to deliver last data for standard request	t DRETDATAN			50	ms
Time for which a suspended hub will see a continuous SE0 on upstream before beginning the High-speed detection handshake	tfiltse0		2.5		μs
Time a hub operating in non-suspended Full-speed will wait after start of SE0 on upstream before beginning the High-speed detection handshake	twrrstfs		2.5	3000	ms
Time a hub operating in High-speed will wait after start of SE0 on upstream before reverting to Full-speed	twrrev		3.0	3.125	ms
Time a hub will wait after reverting to Full- speed before sampling the bus state on upstream and beginning the High-speed will wait after start of SE0 on upstream before reverting to Full-speed	twrrsths		100	875	ms
Minimum duration of a Chirp K on upstream from a hub within the reset protocol	tucн		1.0		ms
Time after start of SE0 on upstream by which a hub will complete its Chirp K within the reset protocol	tuchend			7.0	ms
Time between detection of downstream chip and entering High-speed state	t wrns			500	μs
Time after end of upstream Chirp at which hub reverts to Full-speed default state if no downstream Chirp is detected	twrfs		1.0	2.5	ms





Figure 3-13. Transmit Waveform for Transceiver at DP/DM

Figure 3-14. Transmitter Measurement Fixtures




Upstream Crossover Upstream End of Port of Hub Point 50% Point of Cable Initial Swing Vss 50% Point of **Hub Delay Hub Delay** Downstream Downstream Initial Swing Downstream Downstream Port of Hub Port of Hub **t**HDD1 thdd2 Vss Vss A. Downstream Hub Delay with Cable B. Downstream Hub Delay without Cable Downstream Crossover Port of Hub Point

Figure 3-15. Hub Differential Delay, Differential Jitter, and SOP Distortion

Upstream Port or Upstream Upstream Point thdD1 thdD2 Crossover

C. Upstream Hub Delay with or without Cable



D. Measurement Points

Hub Differential Jitter:

thdj1 = thddx(J) - thddx(K) or thddx(K) - thddx(J) Consecutive Transitions

 $thd_{J2} = thd_{Dx}(J) - thd_{Dx}(J)$ or $thd_{Dx}(K) - thd_{Dx}(K)$ Paired Transitions


Bit after SOP Width Distortion (same as data jitter for SOP and next J transition):


 $t_{FSOP} = t_{HDDx}(next J) - t_{HDDx}(SOP)$

Low-speed timings are determined in the same way for:

tlhdd, tldhj1, tldjH2, tluhj1, tlujH2, and tlsop

Figure 3-16. Hub EOP Delay and EOP Skew





C. Upstream EOP Delay with or without Cable

EOP Delay:

 $t_{\text{FEOPD}} = t_{\text{EOPy}} - t_{\text{HDDx}}$

(teopy means that this equation applies to teop- and teop+)

EOP Skew:

 $t_{\text{FHESK}} = t_{\text{EOP+}} - t_{\text{EOP-}}$

Low-speed timings are determined in the same way for: tleopd and tlhesk




Figure 3-17. USB Differential Data Jitter for Low-/Full-speed

Figure 3-18. USB Differential-to-EOP Transition Skew and EOP Width for Low-/Full-speed





Figure 3-19. USB Receiver Jitter Tolerance for Low-/Full-speed






Figure 3-20. Low-/Full-speed Disconnect Detection

Figure 3-21. Full-/High-speed Device Connect Detection





Figure 3-22. Power-on and Connection Events Timing




3.8.6 SPI Type Serial ROM Interface

Table 3-23. SPI Type Serial ROM Interface Signals Timing (SPI Mode 0)

Parameter	Symbol	Min.	Max.	Units
SPISCK/LED4B Clock Frequency		-	2.0	MHz
Chip Select idle time	TCSIDEL	500	-	ns
Chip Select assertion time before clock	Tcsbfclk	250	-	ns
Chip Select deassertion time after clock	TCSAFCLK	250	-	ns
Clock pulses width Low	T _{SCKLOW}	250	-	ns
Clock pulses width high	T _{SCKHIGH}	250	-	ns
SPISI/LED2B validate time from SPISCK/LED4B falling edge	T _{SIVALID}	-	10	ns
SPISI/LED2B hold time from SPISCK/LED4B falling edge	T _{SIHOLD}	-10	10	ns
SPISO/LED3B setup time to SPISCK/LED4B rising edge	T _{SOSU}	5	-	ns
SPISO/LED3B hold time from SPISCK/LED4B rising edge	T _{SOHOLD}	5	-	ns

Figure 3-23. SPI Type Serial ROM Signal Timing



3.9 Power Consumption

Table 3-24. Power Consumption of μ PD720210 (without on-chip regulators operating)

Parameter	Device connection	Condition	VDD10 line	VDD33 line	AVDD33 line	Units
Power Consumption	No host connection	Hub is not connected to host controller.	4.4	0.1	0.1	mA
	Suspend	Hub is connected to host controller both with SuperSpeed and HighSpeed, hub goes into U3 state.	13.4	0.3	1.5	mA
	1 device	Hub is connected to host controller both with SuperSpeed and HighSpeed. Only one device is connected on the port.				
		Low-speed data transfer on the port.	28.3	23.0	11.8	mA
		Full-speed data transfer on the port.	30.5	24.8	12.3	mA
		High-speed data transfer on the port.	32.1	54.4	10.9	mA
		SuperSpeed transfer on the port. Note	288.1	1.8	11.0	mA
	2 devices	Hub is connected to host controller both with SuperSpeed and HighSpeed. Two devices are connected on the ports.				
		High-speed data transfer on the both ports.	34.3	73.2	11.1	mA
		SuperSpeed transfer on the both ports. Note	403.1	1.8	11.0	mA
	3 devices	Hub is connected to host controller both with SuperSpeed and HighSpeed. Three devices are connected on the ports.				
		High-speed data transfer on the three ports.	36.6	91.9	11.3	mA
		SuperSpeed transfer on the three ports. Note	518.1	1.8	11.0	mA
	4 devices	Hub is connected to host controller both with SuperSpeed and HighSpeed . Four devices are connected on the ports.				
		High-speed data transfer on the four ports.	38.3	110.7	11.6	mA
		SuperSpeed transfer on the four ports. Note	633.0	1.8	11.0	mA
	4 SS hubs with SS and HS devices	Hub is connected to host controller both with SuperSpeed and HighSpeed . Four SuperSpeed hubs are connected on all ports under SS and HS data transfer.	658.4	103.5	20.8	mA

Typical condition ($T_A = 25^{\circ}C$, $V_{DD33} = 3.3 \text{ V}$, $V_{DD10} = 1.05 \text{ V}$)

Note U1/U2 is enabled in this condition.

Table 3-25. Power Consumption of μ PD720210 (with on-chip regulators operating)

Parameter	Device connection	Condition	Total Power Note2	Units
Power Consumption	No host connection	Hub is not connected to host controller.	26.3	mW
	Suspend	Hub is connected to host controller both with SuperSpeed and HighSpeed, hub goes into U3 state.	54.8	mW
	1 device	Hub is connected to host controller both with SuperSpeed and HighSpeed. Only one device is connected on the port.		
		Low-speed data transfer on the port.	235.5	mW
		Full-speed data transfer on the port.	245.1	mW
		High-speed data transfer on the port.	390.7	mW
		SuperSpeed transfer on the port. Note1	523.3	mW
	2 devices	Hub is connected to host controller both with SuperSpeed and HighSpeed. Two devices are connected on the ports.		
		High-speed data transfer on the both ports.	488.4	mW
		SuperSpeed transfer on the both ports. Note1	732.5	mW
	3 devices	Hub is connected to host controller both with SuperSpeed and HighSpeed. Three devices are connected on the ports.		
		High-speed data transfer on the three ports.	586.1	mW
		SuperSpeed transfer on the three ports. Note1	920.8	mW
	4 devices	Hub is connected to host controller both with SuperSpeed and HighSpeed . Four devices are connected on the ports.		
		High-speed data transfer on the four ports.	683.9	mW
		SuperSpeed transfer on the four ports. Note1	1169.5	mW
	4 SS hubs with SS and HS devices	Hub is connected to host controller both with SuperSpeed and HighSpeed . Four SuperSpeed hubs are connected on all ports under SS and HS data transfer.	1765.6	mW

Typical condition ($T_A = 25^{\circ}C$, $V_{DD33} = 3.3 \text{ V}$, $V_{DD10} = 1.05 \text{ V}$)

Notes 1. U1/U2 is enabled in this condition.


2. The values on this page do NOT represent the chip's pure power consumption. The values include power loss by external components, too.

Remark Input voltage for on-chip regulators is 5 V.

3.10 Recommended FET for Internal Switching Regulator (5 V → 1.05 V)

<R>

Figure 3-24. Internal Switching Regulator Connection



It is necessary to use the correct Field Effect Transistor (FET) for the part of this switching regulator.

The requirements for this FET are as follows.

- 1) Pch Vt: <2.5 V
- 2) P-ch gate capacitance (Ciss): <270 pF
- 3) Switching Period (On Time: Td+Tr, OffTime: Td+Tf) Nch<30ns, Pch<65 ns
- 4) P-N One package, Single Die
- 5) Maximum Power Dissipation (Pd): >1.5 W
- 6) Drain Current (Id): Continuous >1.5 A
- 7) On Resistance (Rds): <170 mOHM (Vgs = 4.5 V)

Remark: Recommended part for FET is QS6M3 (ROHM). Renesas is unaware of any other acceptable alternative device to the identified FET.

Important:

Please note that there is no known acceptable alternate device for the ROHM QS6M3 transistor noted in the μ PD720210 User's Manual (R19UH0093E), as shown in the excerpt above. The reason is that this transistor carries the main load current for the 1.05 V power used by the μ PD720210 and may become excessively hot if an alternate transistor type is used. The heating can be severe enough to cause discoloration of the circuit board and possible damage to the end product and property unless the specified transistor is used as shown.

The only alternative is to use an external 1.05 V switching regulator instead of the on-chip regulator, as shown <R> in the μ PD720210 User's Manual (R19UH0093E), Section 7.11.

"Notwithstanding anything to the contrary, Renesas shall not be responsible for any loss or damage resulting from Customer's use or incorporation of any components, including any FET, used in the Customer's design, system or end product. Customer is solely responsible for any and all decisions concerning its design, the components used therein, its assembly and functionality."


4. PACKAGE DRAWINGS


• μPD720210K8-BAF-A


76-PIN QFN (9 × 9)


<R>

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HVQFN76-9x9-0.40	PVQN0076LB-A	T76K8-40A-BAF	0.19









Referance	Dimension in Millimeters			
Symbol	Min	Nom	Max	
D	8.90	9.00	9.10	
E	8.90	9.00	9.10	
D2	5.15	5.30	5.45	
E2	5.15	5.30	5.45	
Α	0.80	0.85	0.90	
A1	0.00	0.02	0.05	
b	0.15	0.20	0.25	
С		0.20		
е		0.40		
Lр	0.30	0.40	0.50	
x1			0.07	
x2			0.05	
у		_	0.08	

5. RECOMMENDED SOLDERING CONDITIONS

The μ PD720210 should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, contact a Renesas Electronics sales representative.

For technical information, see the following website.

Semiconductor Package Mount Manual (http://www.renesas.com/products/package/manual/index.jsp)

• μ PD720210K8-BAF-A: 76-pin QFN (9 × 9)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Peak package's surface temperature: 260°C, Reflow time: 60 seconds or less (220°C or higher), Maximum allowable number of reflow processes: 3, Exposure limit Note: 7 days (10 hours pre-backing is required at 125°C afterwards), Flux: Rosin flux with low chlorine (0.2 Wt% or below) recommended. <caution> Non-heat-resistant trays, such as magazine and taping trays, cannot be baked before unpacking.</caution>	IR60-107-3

Note The Maximum number of days during which the product can be stored at a temperature of 25°C and a relative humidity of 65% or less after dry-pack package is opened.

μ PD720210 Data Sheet

Rev.	Date		Description	
		Page	Summary	
0.10	Sept. 30, 2011	-	First Edition issued	
0.11	Oct. 31, 2011	-	Pin Name changed. (U2DNx → U2DMx)	
			Fig. 1-2 Changed. (names of Pin18 and Pin19)	
0.12	Feb. 21, 2012	-	Part Number added	
0.13	Feb. 22, 2012	-	Part Number updated	
0.14	Mar. 16, 2012	-	Removed Package Drawing for future update	
0.15	Apr. 26, 2012	p.3,	Changed Block Diagram, Pin out, 1 V → 1.05 V	
		p.5, p.6,	Added Package Drawing	
		p.35		
0.16	Aug. 31, 2012	p.1	Feature set updated	
		p.6	LDO, RREF pin connection added	
		p.7	LED description added	
		p.9	LED description added	
		p.12	LDO related values added	
		p.15	LDO and Sw-Regulator's cut-off current values added	
		p.16	Power sequence added	
		p.18	Reset and Clock timing added	
		p.30	Hub Parameter removed	
		p.30	SPI interface timing added	
		p.31	Power consumption added	
		p.32	Power consumption added	
		p.33	Package dimensions added	
		p.34	Soldering conditions added	
1.00	Sep. 26, 2012	-	Document promoted from Preliminary Data to full Data.	
			(Document No. R19DS0070E)	
1.01	Jan. 21, 2013	p.1	USB Logo, EuP support, and Apple products charging added	
		p.6	Pin name change (V33IN → AVDD33R)	
		p.6	Note for selection of FET added	
		p.12	Ratings for USB3.0 differential signals added	
		p.18	Typo rectified (PONRSTB → RESETB)	
		p.33	Requirements for FET added	

Rev.	Date	Description		
		Page	Summary	
2.00	May. 26, 2014	-	Added the feature to section 1.1 Features	
		-	Added the Operating Temperature to section 1.3 Ordering Information	
		-	Modified the pin description in Section 2 PIN FUNCTION	
		-	Modified the typo in section 3.1 Buffer List and all sections	
		-	Delete Note description of Table 3-5	
		-	Modified the parameter description of Table 3-12 NRDRST Output and CLKOUT Signal Timing.	
		-	Added the description for clock output function in section 3.8.2 Reset and Clock Timing	
		-	Modified the Figure 3-7 Power On Reset timing	
		-	Modified the Min. value of Table 3-11 Power On Reset (RESETB) Timings (100 ms -> 10 ms)	
		-	Modified the Figure 3-24 Internal Switching Regulator Connection	
		-	Added the package information in section 4	

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assume no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

4590 Patrick Henry Drive, Santa Clara, California 95054, U.S.A Tel: +1-408-919-2500, Fax: +1-408-988-0279

Renesas Flectronics Furone Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 D üsseldor Arcadiastrasse 10, 40472 D üsseldorf, Germa Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 161F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tei: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.

12F., 234 Teheran-ro, Gangnam-Ku, Seoul, 135-920, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141