

Main Product Characteristics


V_{DS}	200V
$R_{DS(on)}$	0.13ohm(typ.)
I_D	18A ①



TO - 220



Marking and Pin Assignment



Schematic Diagram

Features and Benefits

- Advanced Process Technology
- Special designed for PWM, load switching and general purpose applications
- Ultra low on-resistance with low gate charge
- Fast switching and reverse body recovery
- 175°C operating temperature
- Lead free product



Description

These N-Channel enhancement mode power field effect transistors are produced using our proprietary MOSFET technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supplies.

Absolute Max Rating

Symbol	Parameter	Max.	Units
$I_D @ T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	18 ①	A
$I_D @ T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	13 ①	
I_{DM}	Pulsed Drain Current ②	72	
$P_D @ T_C = 25^\circ\text{C}$	Power Dissipation ③	150	W
	Linear Derating Factor	1.0	W/°C
V_{DS}	Drain-Source Voltage	200	V
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}	Single Pulse Avalanche Energy @ $L=4.2\text{mH}$	412	mJ
I_{AS}	Avalanche Current @ $L=4.2\text{mH}$	14	A
$T_J \quad T_{STG}$	Operating Junction and Storage Temperature Range	-55 to +175	°C


Thermal Resistance

Symbol	Characteristics	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-case ③	—	1.0	°C/W
$R_{\theta JA}$	Junction-to-ambient ($t \leq 10s$) ④	—	62	°C/W
	Junction-to-Ambient (PCB mounted, steady-state) ④	—	40	°C/W

Electrical Characteristics @ $T_A=25^\circ\text{C}$ unless otherwise specified


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source breakdown voltage	200	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$R_{DS(on)}$	Static Drain-to-Source on-resistance	—	0.13	0.15	Ω	$V_{GS}=10V, I_D=11A$
		—	0.27	—		$T_J = 125^\circ\text{C}$
$V_{GS(th)}$	Gate threshold voltage	2	—	4	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
		—	2.26	—		$T_J = 125^\circ\text{C}$
I_{DSS}	Drain-to-Source leakage current	—	—	1	μA	$V_{DS} = 200V, V_{GS} = 0V$
		—	—	50		$T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source forward leakage	—	—	100	nA	$V_{GS} = 20V$
		—	—	-100		$V_{GS} = -20V$
Q_g	Total gate charge	—	22.0	—	nC	$I_D = 18A,$ $V_{DS}=160V,$ $V_{GS} = 10V$
Q_{gs}	Gate-to-Source charge	—	6.6	—		
Q_{gd}	Gate-to-Drain("Miller") charge	—	7.2	—		
$t_{d(on)}$	Turn-on delay time	—	11.0	—	nS	$V_{GS}=10V, V_{DD} = 100V,$ $R_L=9.2\Omega,$ $R_{GEN}=2.55\Omega$ $I_D = 11A$
t_r	Rise time	—	25.5	—		
$t_{d(off)}$	Turn-Off delay time	—	21.9	—		
t_f	Fall time	—	5.2	—		
C_{iss}	Input capacitance	—	1038	—	pF	$V_{GS} = 0V$
C_{oss}	Output capacitance	—	232	—		$V_{DS} = 25V$
C_{rss}	Reverse transfer capacitance	—	51	—		$f = 1MHz$

Source-Drain Ratings and Characteristics


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	18 ①	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I_{SM}	Pulsed Source Current (Body Diode)	—	—	72	A	
V_{SD}	Diode Forward Voltage	—	0.89	1.3	V	$I_S=11A, V_{GS}=0V, T_J = 25^\circ\text{C}$
t_{rr}	Reverse Recovery Time	—	136	—	nS	$T_J = 25^\circ\text{C}, I_F = 11A, di/dt = 100A/\mu s$
Q_{rr}	Reverse Recovery Charge	—	900	—	nC	

Test Circuits and Waveforms


EAS test circuits:




Gate charge test circuit:



Switch Time Test Circuit:



Waveforms:



Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ The power dissipation PD is based on max. junction temperature, using junction-to-case thermal resistance.
- ④ The value of $R_{\theta JA}$ is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ\text{C}$
- ⑤ These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)} = 175^\circ\text{C}$.

Typical Electrical and Thermal Characteristics




Figure 1: Typical Output Characteristics




Figure 2: Gate to source cut-off voltage




Figure 3: Drain-to-Source Breakdown Voltage vs. Temperature




Figure 4: Normalized On-Resistance Vs. Case Temperature

Typical Electrical and Thermal Characteristics




Figure 5. Maximum Drain Current Vs. Case Temperature




Figure 6. Typical Capacitance Vs. Drain-to-Source Voltage





Figure 7. Maximum Effective Transient Thermal Impedance, Junction-to-Case

Mechanical Data

TO-220 PACKAGE OUTLINE DIMENSION_GN



Symbol	Dimension In Millimeters			Dimension In Inches		
	Min	Nom	Max	Min	Nom	Max
A	4.400	4.550	4.700	0.173	0.179	0.185
A1	1.270	1.300	1.330	0.050	0.051	0.052
A2	2.240	2.340	2.440	0.088	0.092	0.096
b	–	1.270	–	–	0.050	–
b1	1.270	1.370	1.470	0.050	0.054	0.058
b2	0.750	0.800	0.850	0.030	0.031	0.033
C	0.480	0.500	0.520	0.019	0.020	0.021
D	15.100	15.400	15.700	0.594	0.606	0.618
D1	8.800	8.900	9.000	0.346	0.350	0.354
D2	2.730	2.800	2.870	0.107	0.110	0.113
E	9.900	10.000	10.100	0.390	0.394	0.398
E1	–	8.700	–	–	0.343	–
ΦP	3.570	3.600	3.630	0.141	0.142	0.143
ΦP1	1.400	1.500	1.600	0.055	0.059	0.063
e	2.54BSC			0.1BSC		
e1	5.08BSC			0.2BSC		
L	13.150	13.360	13.570	0.518	0.526	0.534
L1	7.35REF			0.29REF		
L2	2.900	3.000	3.100	0.114	0.118	0.122
L3	1.650	1.750	1.850	0.065	0.069	0.073
L4	0.900	1.000	1.100	0.035	0.039	0.043
Q1	5°	7°	9°	5°	7°	9°
Q2	5°	7°	9°	5°	7°	9°
Q3	5°	7°	9°	5°	7°	9°
Q4	1°	3°	5°	1°	3°	5°

Ordering and Marking Information

Device Marking: SSPL2015

Package (Available)
TO-220
Operating Temperature Range
C : -55 to175 °C

Devices per Unit

Package Type	Units/Tube	Tubes/Inner Box	Units/Inner Box	Inner Boxes/Carton Box	Units/Carton Box
TO-220	50	20	1000	6	6000

Reliability Test Program

Test Item	Conditions	Duration	Sample Size
High Temperature Reverse Bias(HTRB)	$T_j=125^{\circ}\text{C}$ to 175°C @ 80% of Max $V_{\text{DSS}}/V_{\text{CES}}/V_{\text{R}}$	168 hours 500 hours 1000 hours	3 lots x 77 devices
High Temperature Gate Bias(HTGB)	$T_j=125^{\circ}\text{C}$ or 175°C @ 100% of Max V_{GSS}	168 hours 500 hours 1000 hours	3 lots x 77 devices