


## Main Product Characteristics


$V_{DSS}$	-30V
$R_{DS(on)}$	42m $\Omega$ (typ.)
$I_D$	-4.2A ①



SOT-23



Marking and Pin Assignment



Schematic Diagram

## Features and Benefits

- Advanced MOSFET process technology
- Special designed for PWM, load switching and general purpose applications
- Ultra low on-resistance with low gate charge
- Fast switching and reverse body recovery
- 150°C operating temperature
- Lead free product



## Description

It utilizes the latest processing techniques to achieve the high cell density and reduces the on-resistance with high repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in power switching application and a wide variety of other applications.

## Absolute Max Rating @ $T_A=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Max.	Units
$I_D @ TC = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	-4.2 ①	A
$I_D @ TC = 70^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	-3.5 ①	
$I_{DM}$	Pulsed Drain Current ②	-30	
$P_D @ TC = 25^\circ\text{C}$	Power Dissipation ③	1.4	W
$V_{DS}$	Drain-Source Voltage	-30	V
$V_{GS}$	Gate-to-Source Voltage	$\pm 12$	V
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to +150	$^\circ\text{C}$

## Thermal Resistance

Symbol	Characteristics	Typ.	Max.	Units
$R_{\theta JA}$	Junction-to-ambient ( $t \leq 10\text{s}$ ) ④	—	90	$^\circ\text{C}/\text{W}$

### Electrical Characteristics @ $T_A=25^{\circ}\text{C}$ unless otherwise specified


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source breakdown voltage	-30	—	—	V	$V_{GS} = 0V, I_D = -250\mu A$
$R_{DS(on)}$	Static Drain-to-Source on-resistance	—	42	50	m $\Omega$	$V_{GS}=-10V, I_D = -4.2A$
		—	51	65		$V_{GS}=-4.5V, I_D = -4A$
		—	72	120		$V_{GS}=-2.5V, I_D = -1A$
$V_{GS(th)}$	Gate threshold voltage	-0.7	—	-1.3	V	$V_{DS} = V_{GS}, I_D = -250\mu A$
		—	-0.68	—		$T_J = 125^{\circ}\text{C}$
$I_{DSS}$	Drain-to-Source leakage current	—	—	-1	$\mu A$	$V_{DS} = -24V, V_{GS} = 0V$
		—	—	-50		$T_J = 125^{\circ}\text{C}$
$I_{GSS}$	Gate-to-Source forward leakage	—	—	100	nA	$V_{GS} = 12V$
		—	—	-100		$V_{GS} = -12V$
$Q_g$	Total gate charge	—	18	—	nC	$I_D = -4A,$ $V_{DS}=-25V,$ $V_{GS} = -10V$
$Q_{gs}$	Gate-to-Source charge	—	2.1	—		
$Q_{gd}$	Gate-to-Drain("Miller") charge	—	2.7	—		
$t_{d(on)}$	Turn-on delay time	—	7.5	—	ns	$V_{GS}=-10V, V_{DS} = -15V,$ $R_{GEN}=3\Omega,$
$t_r$	Rise time	—	15	—		
$t_{d(off)}$	Turn-Off delay time	—	26	—		
$t_f$	Fall time	—	3.7	—		
$C_{iss}$	Input capacitance	—	712	—	pF	$V_{GS} = 0V,$ $V_{DS} = -15V,$ $f = 1\text{MHz}$
$C_{oss}$	Output capacitance	—	82	—		
$C_{rss}$	Reverse transfer capacitance	—	67	—		

### Source-Drain Ratings and Characteristics


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	-4.2 ①	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode)	—	—	-30	A	
$V_{SD}$	Diode Forward Voltage	—	-0.78	-1.0	V	

## Test Circuits and Waveforms


EAS test circuit:




Gate charge test circuit:



Switching time test circuit:



Switch Waveforms:



## Notes:

- ① Calculated continuous current based on maximum allowable junction temperature.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ The power dissipation PD is based on max. junction temperature, using junction-to-case thermal resistance.
- ④ The value of  $R_{\theta JA}$  is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^\circ C$

**Typical Electrical and Thermal Characteristics**




Figure 1: Typical Output Characteristics




Figure 2. Gate to source cut-off voltage




Figure 3. Drain-to-Source Breakdown Voltage Vs. Case Temperature




Figure 4: Normalized On-Resistance Vs. Case Temperature

## Typical Electrical and Thermal Characteristics




Figure 5. Maximum Drain Current Vs. Case Temperature




Figure 6. Typical Capacitance Vs. Drain-to-Source Voltage




Figure7. Maximum Effective Transient Thermal Impedance Junction-to-Case





## Ordering and Marking Information

**Device Marking: 3341**

**Package (Available)**  
**SOT-23**  
**Operating Temperature Range**  
**C : -55 to 150 °C**

## Devices per Unit

Package Type	Units/Tape	Tapes/Inner Box	Units/Inner Box	Inner Boxes/Carton Box	Units/Carton Box
SOT23	3000	10	30000	4	120000

## Reliability Test Program

Test Item	Conditions	Duration	Sample Size
High Temperature Reverse Bias(HTRB)	T <sub>j</sub> =125°C to 150°C @ 80% of Max V <sub>DSS</sub> /V <sub>CES</sub> /V <sub>R</sub>	168 hours 500 hours 1000 hours	3 lots x 77 devices
High Temperature Gate Bias(HTGB)	T <sub>j</sub> =150°C @ 100% of Max V <sub>GSS</sub>	168 hours 500 hours 1000 hours	3 lots x 77 devices