

Product Preview


32K x 8 Bit 3.3 Volt Fast Static RAM

The MCM62V06D is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobos, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.

- Single 3.3 V \pm 0.3 V Power Supply
- Fully Static — No Clock or Timing Strobos Necessary
- Fast Access Times: 20, 25, and 35 ns
- Equal Address and Chip Enable Access Times
- Output Enable (\bar{G}) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 50 mA Maximum AC
- Fully 3.3 V CMOS — Three State Output
- 100 μ A Standby Mode

BLOCK DIAGRAM



MCM62V06D



P PACKAGE
300 MIL PLASTIC
CASE 710B



J PACKAGE
300 MIL SOJ
CASE 810B

3

PIN ASSIGNMENT

A14	1	28	VCC
A12	2	27	\bar{W}
A7	3	26	A13
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	\bar{G}
A2	8	21	A10
A1	9	20	\bar{E}
A0	10	19	DQ7
DQ0	11	18	DQ6
DQ1	12	17	DQ5
DQ2	13	16	DQ4
VSS	14	15	DQ3

PIN NAMES

A0 – A14	Address Input
DQ0 – DQ7	Data Input/Data Output
\bar{W}	Write Enable
\bar{G}	Output Enable
\bar{E}	Chip Enable
VCC	Power Supply (+ 3.3 V)
VSS	Ground

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE (X = Don't Care)

E	\bar{G}	W	Mode	VCC Current	Output	Cycle
H	X	X	Not Selected	ISB1, ISB2	High-Z	—
L	H	H	Output Disabled	ICCA	High-Z	—
L	L	H	Read	ICCA	Dout	Read Cycle
L	X	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	- 0.5 to + 7.0	V
Voltage Relative to VSS For Any Pin Except VCC	Vin, Vout	- 0.5 to VCC + 0.5*	V
Input or Output Current	Iin, Iout	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	Tbias	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature — Plastic	Tstg	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

* VCC + 2.0 V ac to VSS - 2.0 V ac (Pulse width ≤ 20 ns).

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board in still air.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 3.3 V ± 0.3 V, TA = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	3.0	3.3	3.6	V
Input High Voltage	VIH	2.2	—	VCC + 0.3**	V
Input Low Voltage	VIL	- 0.5*	—	0.8	V

* VIL (min) = - 0.5 V dc; VIL (min) = - 2.0 V ac (pulse width ≤ 10% tAVAV (min))

** VIH (max) = VCC + 0.3 V dc; VIH (max) = VCC + 2.0 V ac (pulse width ≤ 10% tAVAV (min))

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, Vin = 0 to VCC)	I _{lkg(I)}	—	± 1	µA
Output Leakage Current ($\bar{E} = V_{IH}$ or $\bar{G} = V_{IH}$, Vout = 0 to VCC)	I _{lkg(O)}	—	± 1	µA
TTL Output High Voltage (IOH = - 4.0 mA)	VOH	2.4	—	V
TTL Output Low Voltage (IOL = 8.0 mA)	VOL	—	0.4	V
CMOS Output High Voltage (IOH = - 100 µA)	VOH2	VCC - 0.1	—	V
CMOS Output Low Voltage (IOL = 100 µA)	VOL2	—	0.1	V

POWER SUPPLY CURRENTS

Parameter	Symbol	-20	-25	-35	Unit
AC Active Supply Current (Iout = 0 mA, VCC = Max, f = fmax)	ICCA	50	45	40	mA
AC Standby Current ($\bar{E} = V_{IH}$, VCC = Max, f = fmax)	ISB1	12	8	6	mA
CMOS Standby Current (VCC = Max, f = 0 MHz, $\bar{E} \geq V_{CC} - 0.2$ V)	ISB2	100	100	100	µA

CAPACITANCE ($f = 1 \text{ MHz}$, $dV = 3 \text{ V}$, $T_A = 25^\circ\text{C}$, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address Input Capacitance	C_{in}	6	pF
Control Pin Input Capacitance (\bar{E} , \bar{G} , \bar{W})	C_{in}	8	pF
I/O Capacitance	$C_{I/O}$	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $T_A = 0 \text{ to } +70^\circ\text{C}$, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V
 Input Pulse Levels 0 to 3.0 V
 Input Rise/Fall Time 5 ns

Output Timing Measurement Reference Level 1.5 V
 Output Load Figure 1A Unless Otherwise Noted

READ CYCLE (See Note 1)

Parameter	Symbol		-20		-25		-35		Unit	Notes
	Std	Alt	Min	Max	Min	Max	Min	Max		
Read Cycle Time	t_{AVAV}	t_{RC}	20	—	25	—	35	—	ns	2
Address Access Time	t_{AVQV}	t_{AA}	—	20	—	25	—	35	ns	
Enable Access Time	t_{ELQV}	t_{ACS}	—	20	—	25	—	35	ns	3
Output Enable Access Time	t_{GLQV}	t_{OE}	—	10	—	12	—	15	ns	
Output Hold from Address Change	t_{AXQX}	t_{OH}	4	—	4	—	4	—	ns	6
Enable Low to Output Active	t_{ELQX}	t_{CLZ}	4	—	4	—	4	—	ns	4, 5, 6
Enable High to Output High-Z	t_{EHQZ}	t_{CHZ}	0	9	0	10	0	11	ns	4, 5, 6
Output Enable Low to Output Active	t_{GLQX}	t_{OLZ}	0	—	0	—	0	—	ns	4, 5, 6
Output Enable High to Output High-Z	t_{GHQZ}	t_{OHZ}	0	8	0	10	0	11	ns	4, 5, 6
Power Up Time	t_{ELICCH}	t_{PU}	0	—	0	—	0	—	ns	
Power Down Time	t_{EHICCL}	t_{PD}	—	20	—	25	—	35	ns	

NOTES:

- \bar{W} is high for read cycle.
- All timings are referenced from the last valid address to the first transitioning address.
- Addresses valid prior to or coincident with \bar{E} going low.
- At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} (min), and t_{GHQZ} (max) is less than t_{GLQX} (min), both for a given device and from device to device.
- Transition is measured $\pm 500 \text{ mV}$ from steady-state voltage with load of Figure 1B.
- This parameter is sampled and not 100% tested.
- Device is continuously selected ($\bar{E} = V_{IL}$, $\bar{G} = V_{IL}$).

AC TEST LOADS




Figure 1A





Figure 1B


TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

READ CYCLE 1 (See Note 7)



READ CYCLE 2 (See Note 3)




DATA RETENTION CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Unit
V_{CC} for Data Retention ($\bar{E} \geq V_{CC} - 0.2 V$)	V_{DR}	2	—	—	ns
Data Retention Current ($\bar{E} \geq V_{CC} - 0.2 V$, $V_{CC} = 3.0 V$, CMOS Levels on Other Inputs)	I_{CCDR}	—	—	50	μA
Chip Disable to Data Retention Time	t_{CDR}	0	—	—	ns
Operation Recovery Time	t_{rec}	t_{AVAV}^*	—	—	ns

* t_{AVAV} = Read Cycle Time

DATA RETENTION MODE




WRITE CYCLE 1 (\bar{W} Controlled, See Notes 1 and 2)

Parameter	Symbol		-20		-25		-35		Unit	Notes
	Std	Alt	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t_{AVAV}	t_{WC}	20	—	25	—	35	—	ns	3
Address Setup Time	t_{AVWL}	t_{AS}	0	—	0	—	0	—	ns	
Address Valid to End of Write	t_{AVWH}	t_{AW}	15	—	20	—	30	—	ns	
Write Pulse Width	t_{WLWH} , t_{WLEH}	t_{WP}	15	—	20	—	30	—	ns	
Write Pulse Width, \bar{G} High	t_{WLWH} , t_{WLEH}	t_{WP}	12	—	15	—	20	—	ns	4
Data Valid to End of Write	t_{DVWH}	t_{DW}	8	—	10	—	12	—	ns	
Data Hold Time	t_{WHDX}	t_{DH}	0	—	0	—	0	—	ns	
Write Low to Output High-Z	t_{WLQZ}	t_{WZ}	0	8	0	10	0	11	ns	5,6,7
Write High to Output Active	t_{WHQX}	t_{OW}	4	—	4	—	4	—	ns	5,6,7
Write Recovery Time	t_{WHAX}	t_{WR}	0	—	0	—	0	—	ns	

NOTES:

1. A write occurs during the overlap of \bar{E} low and \bar{W} low.
2. If \bar{G} goes low coincident with or after \bar{W} goes low, the output will remain in a high impedance state.
3. All timings are referenced from the last valid address to the first transitioning address.
4. If $\bar{G} \geq V_{IH}$, the output will remain in a high impedance state.
5. At any given voltage and temperature, t_{WLQZ} max is less than t_{WHQX} min, both for a given device and from device to device.
6. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
7. This parameter is sampled and not 100% tested.

WRITE CYCLE 1 (\bar{W} Controlled, See Notes 1 and 2)



WRITE CYCLE 2 (\bar{E} Controlled, See Note 1)


Parameter	Symbol		-20		-25		-35		Unit	Notes
	Std	Alt	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t _{AVAV}	t _{WC}	20	—	25	—	35	—	ns	2
Address Setup Time	t _{AVEL}	t _{AS}	0	—	0	—	0	—	ns	
Address Valid to End of Write	t _{AVEH}	t _{AW}	15	—	20	—	25	—	ns	
Enable to End of Write	t _{ELEH} , t _{ELWH}	t _{CW}	12	—	15	—	25	—	ns	3,4
Data Valid to End of Write	t _{DVEH}	t _{DW}	8	—	10	—	11	—	ns	
Data Hold Time	t _{EHDX}	t _{DH}	0	—	0	—	0	—	ns	
Write Recovery Time	t _{EHAX}	t _{WR}	0	—	0	—	0	—	ns	

NOTES:


1. A write occurs during the overlap of \bar{E} low and \bar{W} low.
2. All timings are referenced from the last valid address to the first transitioning address.
3. If \bar{E} goes low coincident with or after \bar{W} goes low, the output will remain in a high impedance state.
4. If \bar{E} goes high coincident with or before \bar{W} goes high, the output will remain in a high impedance state.

3

WRITE CYCLE 2 (\bar{E} Controlled, See Note 1)



ORDERING INFORMATION
(Order by Full Part Number)



- Full Part Numbers —
- | | | |
|--------------|--------------|----------------|
| MCM62V06DP20 | MCM62V06DJ20 | MCM62V06DJ20R2 |
| MCM62V06DP25 | MCM62V06DJ25 | MCM62V06DJ25R2 |
| MCM62V06DP35 | MCM62V06DJ35 | MCM62V06DJ35R2 |