

MCM6226A


128K x 8 Bit Static Random Access Memory

The MCM6226A is a 1,048,576 bit static random access memory organized as 131,072 words of 8 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM6226A is equipped with both chip enable ($\overline{E1}$ and $E2$) and output enable (\overline{G}) pins, allowing for greater system flexibility and eliminating bus contention problems.

The MCM6226A is available in 400 mil, 32 lead surface-mount SOJ packages.

- Single 5 V \pm 10% Power Supply
- Fast Access Times: 20, 25, 35, and 45 ns
- Equal Address and Chip Enable Access Times
- All Inputs and Outputs are TTL Compatible
- Three State Outputs
- Low Power Operation: 180/160/150/140 mA Maximum, Active AC




WJ PACKAGE
 400 MIL SOJ
 CASE 857A

PIN ASSIGNMENT

NC	1	32	VCC
A0	2	31	A16
A1	3	30	E2
A2	4	29	\overline{W}
A3	5	28	A15
A4	6	27	A14
A5	7	26	A13
A6	8	25	A12
A7	9	24	\overline{G}
A8	10	23	A11
A9	11	22	$\overline{E1}$
A10	12	21	DQ7
DQ0	13	20	DQ6
DQ1	14	19	DQ5
DQ2	15	18	DQ4
VSS	16	17	DQ3

3

BLOCK DIAGRAM



PIN NAMES

A0 – A16	Address Inputs
\overline{W}	Write Enable
\overline{G}	Output Enable
$\overline{E1}$, $E2$	Chip Enables
DQ0 – DQ7	Data Inputs/Outputs
NC	No Connection
VCC	+ 5 V Power Supply
VSS	Ground

TRUTH TABLE

$\bar{E}1$	E2	\bar{G}	\bar{W}	Mode	I/O Pin	Cycle	Current
H	X	X	X	Not Selected	High-Z	—	I_{SB1}, I_{SB2}
X	L	X	X	Not Selected	High-Z	—	I_{SB1}, I_{SB2}
L	H	H	H	Output Disabled	High-Z	—	I_{CCA}
L	H	L	H	Read	D _{out}	Read	I_{CCA}
L	H	X	L	Write	D _{in}	Write	I_{CCA}

H = High, L = Low, X = Don't Care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to V _{SS}	V _{CC}	- 0.5 to 7.0	V
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	I _{out}	± 20	mA
Power Dissipation	P _D	1.1	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	T _A	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3**	V
Input Low Voltage	V _{IL}	- 0.5*	0.8	V

* V_{IL} (min) = - 0.5 V dc; V_{IL} (min) = - 2.0 V ac (pulse width ≤ 20 ns).

** V_{IH} (max) = V_{CC} to 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width ≤ 20 ns).

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Typ**	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	I _{lkg(I)}	—	—	± 1	μA
Output Leakage Current ($\bar{E}^* = V_{IH}$, V _{out} = 0 to V _{CC})	I _{lkg(O)}	—	—	± 1	μA
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = max)	I _{CCA}	—	150	180	mA
			135	160	
			125	150	
			120	140	
AC Standby Current (V _{CC} = max, $\bar{E}^* = V_{IH}$, f = f _{max})	I _{SB1}	—	7	20	mA
CMOS Standby Current ($\bar{E}^* \geq V_{CC} - 0.2$ V, V _{in} ≤ V _{SS} + 0.2 V or ≥ V _{CC} - 0.2 V, V _{CC} = max, f = 0 MHz)	I _{SB2}	—	4	15	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	—	—	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	V _{OH}	2.4	—	—	V

* $\bar{E}1$ and E2 are represented by \bar{E} in this data sheet. E2 is of opposite polarity to $\bar{E}1$.

**Typical values are measured at 25°C, V_{CC} = 5 V.

CAPACITANCE ($f = 1.0 \text{ MHz}$, $dV = 3.0 \text{ V}$, $T_A = 25^\circ\text{C}$, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Typ	Max	Unit	
Input Capacitance	All Inputs Except Clocks and DQ	C_{in}	4	6	μF
	$\overline{E1}$, $E2$, \overline{G} , and \overline{W}	C_{ck}	5	8	
I/O Capacitance	DQ	$C_{I/O}$	5	8	μF

AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to } +70^\circ\text{C}$, Unless Otherwise Noted)

Input Pulse Levels	0 to 3.0 V	Output Timing Measurement Reference Level	1.5 V
Input Rise/Fall Time	2 ns	Output Load	See Figure 1A
Input Timing Measurement Reference Level	1.5 V		

READ CYCLE TIMING (See Notes 1, 2, and 3)

Parameter	Symbol		6226A-20		6226A-25		6226A-35		6226A-45		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max		
Read Cycle Time	t_{AVAV}	t_{RC}	20	—	25	—	35	—	45	—	ns	4
Address Access Time	t_{AVQV}	t_{AA}	—	20	—	25	—	35	—	45	ns	
Enable Access Time	t_{ELQV}	t_{ACS}	—	20	—	25	—	35	—	45	ns	5
Output Enable Access Time	t_{GLQV}	t_{OE}	—	8	—	10	—	15	—	15	ns	
Output Hold from Address Change	t_{AXQX}	t_{OH}	5	—	5	—	5	—	5	—	ns	
Enable Low to Output Active	t_{ELQX}	t_{LZ}	5	—	5	—	5	—	5	—	ns	6, 7, 8
Output Enable Low to Output Active	t_{GLQX}	t_{LZ}	0	—	0	—	0	—	0	—	ns	6, 7, 8
Enable High to Output High-Z	t_{EHQZ}	t_{HZ}	0	9	0	10	0	12	0	15	ns	6, 7, 8
Output Enable High to Output High-Z	t_{GHQZ}	t_{HZ}	0	9	0	10	0	12	0	15	ns	6, 7, 8
Power Up Time	t_{ELICCH}	t_{PU}	0	—	0	—	0	—	0	—	ns	
Power Down Time	t_{EHICCL}	t_{PD}	—	20	—	25	—	35	—	45	ns	

NOTES:

- \overline{W} is high for read cycle.
- Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- $\overline{E1}$ and $E2$ are represented by \overline{E} in this data sheet. $E2$ is of opposite polarity to $\overline{E1}$.
- All timings are referenced from the last valid address to the first transitioning address.
- Addresses valid prior to or coincident with \overline{E} going low.
- At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} min, and t_{GHQZ} max is less than t_{GLQX} min, both for a given device and from device to device.
- Transition is measured $\pm 500 \text{ mV}$ from steady-state voltage with load of Figure 1B.
- This parameter is sampled and not 100% tested.
- Device is continuously selected ($\overline{E} \leq V_{IL}$, $\overline{G} \leq V_{IL}$).

AC TEST LOADS




Figure 1A





Figure 1B

TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

NOTE: For information on output I-V characteristics, see Chapter 8, Section 1.

READ CYCLE 1 (See Notes 1, 2, 3, and 9)



READ CYCLE 2 (See Notes 3 and 5)




3

WRITE CYCLE 1 (\bar{W} Controlled, See Notes 1, 2, 3, and 4)

Parameter	Symbol		6226A-20		6226A-25		6226A-35		6226A-45		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t_{AVAV}	t_{WC}	20	—	25	—	35	—	45	—	ns	5
Address Setup Time	t_{AVWL}	t_{AS}	0	—	0	—	0	—	0	—	ns	
Address Valid to End of Write	t_{AVWH}	t_{AW}	15	—	17	—	20	—	25	—	ns	
Write Pulse Width	t_{WLWH}	t_{WP}	15	—	17	—	20	—	25	—	ns	
Data Valid to End of Write	t_{DVWH}	t_{DW}	10	—	10	—	15	—	20	—	ns	
Data Hold Time	t_{WHDX}	t_{DH}	0	—	0	—	0	—	0	—	ns	
Write Low to Data High-Z	t_{WLQZ}	t_{WZ}	0	9	0	10	0	15	0	20	ns	6, 7, 8
Write High to Output Active	t_{WHQX}	t_{OW}	5	—	5	—	5	—	5	—	ns	6, 7, 8
Write Recovery Time	t_{WHAX}	t_{WR}	0	—	0	—	0	—	0	—	ns	

NOTES:

1. A write occurs during the overlap of \bar{E} low and \bar{W} low.
2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
3. $\bar{E}1$ and $E2$ are represented by \bar{E} in this data sheet. $E2$ is of opposite polarity to $\bar{E}1$.
4. If \bar{G} goes low coincident with or after \bar{W} goes low, the output will remain in a high-impedance state.
5. All timings are referenced from the last valid address to the first transitioning address.
6. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
7. This parameter is sampled and not 100% tested.
8. At any given voltage and temperature, t_{WLQZ} max is less than t_{WHQX} min both for a given device and from device to device.




WRITE CYCLE 2 (\bar{E} Controlled, See Notes 1, 2, 3, and 4)

Parameter	Symbol		6226A-20		6226A-25		6226A-35		6226A-45		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	tAVAV	tWC	20	—	25	—	35	—	45	—	ns	5
Address Setup Time	tAVEL	tAS	0	—	0	—	0	—	0	—	ns	
Address Valid to End of Write	tAVEH	tAW	15	—	17	—	20	—	25	—	ns	
Enable to End of Write	tELEH	tCW	15	—	17	—	20	—	25	—	ns	6, 7
Enable to End of Write	tELWH	tCW	15	—	17	—	20	—	25	—	ns	
Write Pulse Width	tWLEH	tWP	15	—	17	—	20	—	25	—	ns	
Data Valid to End of Write	tDVEH	tDW	10	—	10	—	15	—	20	—	ns	
Data Hold Time	tEHDX	tDH	0	—	0	—	0	—	0	—	ns	
Write Recovery Time	tEHAX	tWR	0	—	0	—	0	—	0	—	ns	

NOTES:

1. A write occurs during the overlap of \bar{E} low and \bar{W} low.
2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
3. E1 and E2 are represented by \bar{E} in this data sheet. E2 is of opposite polarity to \bar{E} .
4. If \bar{Q} goes low coincident with or after \bar{W} goes low, the output will remain in a high-impedance state.
5. All timings are referenced from the last valid address to the first transitioning address.
6. If \bar{E} goes low coincident with or after \bar{W} goes low, the output will remain in a high-impedance state.
7. If \bar{E} goes high coincident with or before \bar{W} goes high, the output will remain in a high-impedance state.

WRITE CYCLE 2 (\bar{E} Controlled See Notes 1, 2, 3, and 4)



ORDERING INFORMATION
(Order by Full Part Number)

MCM 6226A WJ XX XX
 Motorola Memory Prefix _____ Shipping Method (R2 = Tape and Reel, Blank = Rails)
 Part Number _____ Speed (20 = 20 ns, 25 = 25 ns, 35 = 35 ns, 45 = 45 ns)
 _____ Package (WJ = 400 mil SOJ)

Full Part Numbers — MCM6226AWJ20 MCM6226AWJ20R2
 MCM6226AWJ25 MCM6226AWJ25R2
 MCM6226AWJ35 MCM6226AWJ35R2
 MCM6226AWJ45 MCM6226AWJ45R2