

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs

M5M4464P-12, -15

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

DESCRIPTION

This is family of 65536-word by 4-bit dynamic RAMs, fabricated with the high performance N-channel silicon-gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 18-pin package configuration and an increase in system densities. The M5M4464P operates on a 5V power supply using the on-chip substrate bias generator.


FEATURES

- Performance ranges

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5M4464P-12	120	220	260
M5M4464P-15	150	260	230

- 65536 x 4 Organization
- Industry standard 18-pin dual in line package
- Single 5V $\pm 10\%$ supply
- Low standby power dissipation: 22mW (max)
- Low operating power dissipation:
 - M5M4464P-12 360mW (max)
 - M5M4464P-15 330mW (max)

PIN CONFIGURATION (TOP VIEW)




Outline 18 P4

- All Inputs, outputs TTL compatible and low capacitance
- 3-State unlatched outputs
- 256 refresh cycles/4ms
- Early write or $\overline{OE}$ to control output buffer impedance
- Read-Modify-Write, $\overline{RAS}$ -only refresh, Hidden refresh and Page mode capabilities
- Wide $\overline{RAS}$ pulse width for Page mode 30 μ s max

APPLICATION

- Refresh memory for CRT
- Micro computer memory

BLOCK DIAGRAM



262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

FUNCTION

The M5M4464P provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, hidden refresh, and delayed-write. The input conditions and output states for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Input/Output		Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	$\overline{\text{OE}}$	Row address	Column address	Input	Output		
							DQ	DQ		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	Page mode identical
Write (Early Write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	ACT	APD	DNC	OPN	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note. ACT active, NAC nonactive, DNC don't care, VLD valid, APD applied, OPN open.

SUMMARY OF OPERATIONS

Addressing

To select one of the 262144 memory cells in the M5M4464P the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 8 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\text{RAS-CAS})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\text{RAS-CAS})\text{max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text{RAS-CAS})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$,

data-out will remain in the high-impedance state allowing a write cycle with $\overline{\text{OE}}$ grounded.

data-in (DQ1 through DQ4)

Data is written during a write or read-modify write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early-write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal. In delayed or read-modify-write, $\overline{\text{OE}}$ must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

data-out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan-out of two Series 74 TTL loads. Data-out is the same polarity as data-in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_a(\text{C})$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_a(\text{R})$ and $t_a(\text{OE})$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ are low. $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ going high returns it to a high impedance state. In an early-write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high impedance state prior to applying data to the DQ input. This is accomplished by bringing $\overline{\text{OE}}$ high prior to applying data, thus satisfying t_{OEHD} .

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM**output enable ($\overline{OE}$)**

The $\overline{OE}$ controls the impedance of the output buffers. When $\overline{OE}$ is high, the buffers will remain in the high impedance state. Bringing $\overline{OE}$ low during a normal cycle will activate the output buffers putting them in the low impedance state. It is necessary for both $\overline{RAS}$ and $\overline{CAS}$ to be brought low for the output buffers to go into the low impedance state. Once in the low impedance state, they will remain in the low impedance state until $\overline{OE}$ or $\overline{CAS}$ is brought high.

Page-Mode Operation

This operation allows for multiple-column operating at the same row address, and eliminates the power dissipation associated with the cycling of $\overline{RAS}$, because once the row address has been strobed, $\overline{RAS}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 256 rows ($A_0 \sim A_7$) of the M5M4464P must be refreshed every 4 ms to maintain data. The methods of refreshing for the M5M4464P are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{RAS}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wired-OR" outputs since output bus contention will occur.

2. $\overline{RAS}$ Only Refresh

In this refresh method, the $\overline{CAS}$ clock should be at a V_{IH} level and the system must perform $\overline{RAS}$ Only cycle on all 256 row address every 4 ms. The sequential row addresses from an external counter are latched with the $\overline{RAS}$ clock and associated internal row locations are refreshed. A $\overline{RAS}$ Only Refresh cycle maintains the output in the high impedance state with a typical power reduction of 20% over a read or write cycle.

3. $\overline{CAS}$ before $\overline{RAS}$ Refresh

If $\overline{CAS}$ falls $t_{SUR(CAS-RAS)}$ earlier than $\overline{RAS}$ and if $\overline{CAS}$ is kept low by $t_{HR(RAS-CAS)}$ after $\overline{RAS}$ falls, $\overline{CAS}$ before $\overline{RAS}$ Refresh is initiated. The external address is ignored and the refresh address generated by the internal 8-bit counter is put into the address buffer to refresh the corresponding row. The output will stay in the high impedance state.

If $\overline{CAS}$ is kept low after the above operation, $\overline{RAS}$ cycle initiates $\overline{RAS}$ Only Refresh with internally generated refresh address (Automatic refresh). The output will again stay in the high impedance state.

Bringing $\overline{RAS}$ high and then low while $\overline{CAS}$ remains high initiates the normal $\overline{RAS}$ Only Refresh using the external address.

*If $\overline{CAS}$ is kept low after the normal read/write cycle, $\overline{RAS}$ cycle initiates the $\overline{RAS}$ Only Refresh using the internal refresh address and especially after the normal read cycle, it becomes Hidden Refresh with internal address. The output is available unit $\overline{CAS}$ is brought high.

4. Hidden Refresh

A feature of the M5M4464P is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{CAS}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{CAS}$ at V_{IL} and taking $\overline{RAS}$ high and after a specified precharge period, executing a $\overline{RAS}$ -only cycling, but with $\overline{CAS}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{CAS}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5M4464P is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{RAS}$ and $\overline{CAS}$ are decoded and applied to the M5M4464P as chip-select in the memory system, but if $\overline{RAS}$ is decoded, all unselected devices go into stand-by independent of the $\overline{CAS}$ condition, minimizing system power dissipation.

Power Supplies

The M5M4464P operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

M5M4464P-12, -15

262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to V_{SS}	-1 ~ 7	V
V_I	Input voltage		-1 ~ 7	V
V_O	Output voltage		-1 ~ 7	V
I_O	Output current		50	mA
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	1000	mW
T_{opr}	Operating free-air temperature range		0 ~ 70	$^\circ\text{C}$
T_{stg}	Storage temperature range		-65 ~ 150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage	0	0	0	V
V_{IH}	High-level input voltage, all inputs	2.4		6.5	V
V_{IL}	Low-level input voltage, all inputs	-2.0		0.8	V

Note 1: All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{OH}	High-level output voltage	$I_{OH} = -2\text{mA}$	2.4		V_{CC}	V
V_{OL}	Low-level output voltage	$I_{OL} = 4.2\text{mA}$	0		0.4	V
I_{OZ}	Off-state output current	Q floating $0\text{V} \leq V_{OUT} \leq 5.5\text{V}$	-10		10	μA
I_I	Input current	$0\text{V} \leq V_{IN} \leq 6.5\text{V}$, All other pins = 0V	-10		10	μA
$I_{CC1(AV)}$	Average supply current from V_{CC} , operating (Note 3,4)	$\text{RAS}, \overline{\text{CAS}}$ cycling			65	mA
		$t_{O(rd)} = t_{O(w)} = \text{min}$, output open			60	mA
I_{CC2}	Supply current from V_{CC} , standby	$\text{RAS} = V_{IH}$, output open			4	mA
$I_{CC3(AV)}$	Average supply current from V_{CC} , refreshing (Note 3)	RAS cycling $\overline{\text{CAS}} = V_{IH}$			55	mA
		$t_{O(Prd)} = \text{min}$, output open			50	mA
$I_{CC4(AV)}$	Average supply current from V_{CC} , page mode (Note 3,4)	$\text{RAS} = V_{IL}$, $\overline{\text{CAS}}$ cycling			50	mA
		$t_{O(Prd)} = \text{min}$, output open			45	mA
$I_{CC6(AV)}$	Average supply current from V_{CC} , CAS before RAS refresh mode (Note 3)	$\overline{\text{CAS}}$ before RAS refresh cycling			60	mA
		$t_{O(\text{RAS})} = \text{min}$, output open			55	mA

Note 2: Current flowing into an IC is positive, out is negative.

3: $I_{CC1(AV)}$, $I_{CC3(AV)}$, and $I_{CC4(AV)}$ are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: $I_{CC1(AV)}$ and $I_{CC4(AV)}$ are dependent on output loading. Specified values are obtained with the output open.

CAPACITANCE ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_I(A)$	Input capacitance, address inputs	$V_I = V_{SS}$ $f = 1\text{MHz}$ $V_i = 25\text{mVrms}$			5	pF
$C_I(OE)$	Input capacitance, $\overline{OE}$ input				7	pF
$C_I(W)$	Input capacitance, write control input				7	pF
$C_I(\text{RAS})$	Input capacitance, $\overline{\text{RAS}}$ input				10	pF
$C_I(\text{CAS})$	Input capacitance, $\overline{\text{CAS}}$ input				10	pF
$C_{I/O}$	Input/Output capacitance, data ports				10	pF

M5M4464P-12, -15**262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM****SWITCHING CHARACTERISTICS** ($T_a=0\sim70^\circ\text{C}$, $V_{CC}=5\text{V}\pm10\%$, $V_{SS}=0\text{V}$, unless otherwise noted.) (Note 5)

Symbol	Parameter	Alternative Symbol	M5M4464P-12		M5M4464P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _{a(C)}	Access time from $\overline{\text{CAS}}$ (Note 6,7)	t _{CAC}		60		75	ns
t _{a(R)}	Access time from $\overline{\text{RAS}}$ (Note 6,8)	t _{RAC}		120		150	ns
t _{a(OE)}	Access time from $\overline{\text{OE}}$ (Note 6)	—		30		40	ns
t _{dis(CH)}	Output disable time after $\overline{\text{CAS}}$ high (Note 9)	t _{OFF}	0	25	0	30	ns
t _{dis(OE)}	Output disable time after $\overline{\text{OE}}$ high (Note 9)	—	0	25	0	30	ns

Note 5: An initial pause of 500 μs is required after power-up followed by any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS/CAS}}$ cycles before proper device operation is achieved.

Note that $\overline{\text{RAS}}$ may be cycled during the initial pause.

And any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS/CAS}}$ cycles are required after prolonged periods (greater than 2ms) of $\overline{\text{RAS}}$ inactivity before proper device operation is achieved.

6: Measured with a load circuit equivalent to 2TTL loads and 100pF.

7: Assume that $t_{RCCL} \geq t_{RLCL}$ max.

8: Assume that $t_{RLCL} < t_{RLCL}$ max. If t_{RLCL} is greater than t_{RLCL} max then $t_{a(R)}$ will increase by the amount that t_{RLCL} exceeds t_{RLCL} max.

9: $t_{dis(CH)}$ max and $t_{dis(OE)}$ max define the time at which the output achieves the high impedance state ($I_{OUT} \leq |\pm 10\mu\text{A}|$) and are not reference to V_{OH} min or V_{OL} max.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycles)

($T_a=0\sim70^\circ\text{C}$, $V_{CC}=5\text{V}\pm10\%$, $V_{SS}=0\text{V}$, unless otherwise noted, See notes 10,11)

Symbol	Parameter	Alternative Symbol	M5M4464P-12		M5M4464P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _{C(RF)}	Refresh cycle time	t _{REF}		4		4	ms
t _{W(RH)}	RAS high pulse width	t _{RP}	90		100		ns
t _{RLCL}	Delay time, RAS low to CAS low (Note 12)	t _{RCD}	25	60	30	75	ns
t _{CHRL}	Delay time, CAS high to RAS low (Note 13)	t _{CRP}	10		10		ns
t _{su(RA)}	Row address setup time before RAS low	t _{ASR}	0		0		ns
t _{su(CA)}	Column address setup time before CAS low	t _{ASC}	0		0		ns
t _{h(RA)}	Row address hold time after RAS low	t _{RAH}	15		20		ns
t _{h(CLCA)}	Column address hold time after CAS low	t _{CAH}	20		25		ns
t _{h(RLCA)}	Column address hold time after RAS low	t _{AR}	80		100		ns
t _T	Transition time (rise and fall) (Note 14)	t _T	3	50	3	50	ns

Note 10: The timing requirements are assumed $t_T=5\text{ns}$.

11: V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals.

12: t_{RLCL} max is specified as a reference point only; if t_{RLCL} is less than t_{RLCL} max, access time is $t_{a(R)}$. If t_{RLCL} is greater than t_{RLCL} max, access time is $t_{RLCL} + t_{a(C)}$. t_{RLCL} min is specified as t_{RLCL} min. = $t_{h(RA)} + 2t_T + t_{su(CA)}$.

13: t_{CHRL} requirement is only applicable for $\overline{\text{RAS/CAS}}$ cycles preceded by a $\overline{\text{CAS}}$ only cycle (i.e., For systems where $\overline{\text{CAS}}$ has not been decoded with $\overline{\text{RAS}}$).

14: t_T is measured between V_{IH} min and V_{IL} max.

Read and Refresh Cycles

Symbol	Parameter	Alternative Symbol	M5M4464P-12		M5M4464P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _C (rd)	Read cycle time	t _{RC}	220		260		ns
t _W (RL)	$\overline{\text{RAS}}$ low pulse width	t _{RAS}	120	10000	150	10000	ns
t _W (CL)	$\overline{\text{CAS}}$ low pulse width	t _{CAS}	60		75		ns
t _W (CH)	$\overline{\text{CAS}}$ high pulse width	t _{CPN}	30		35		ns
t _h (RLCH)	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	t _{CSH}	120		150		ns
t _h (CLRH)	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	t _{RSH}	60		75		ns
t _{su} (rd)	Read setup time before $\overline{\text{CAS}}$ low	t _{RCS}	0		0		ns
t _h (CHrd)	Read hold time after $\overline{\text{CAS}}$ high (Note 15)	t _{RCH}	0		0		ns
t _h (RHrd)	Read hold time after $\overline{\text{RAS}}$ high (Note 15)	t _{RRH}	10		10		ns
t _h (OECH)	$\overline{\text{CAS}}$ hold time after $\overline{\text{OE}}$ low	—	30		40		ns
t _h (OERH)	$\overline{\text{RAS}}$ hold time after $\overline{\text{OE}}$ low	—	30		40		ns
t _h (CLOE)	$\overline{\text{OE}}$ hold time after $\overline{\text{CAS}}$ low	—	60		75		ns
t _h (RLOE)	$\overline{\text{OE}}$ hold time after $\overline{\text{RAS}}$ low	—	120		150		ns
t _{DOEL}	Delay time, Data to $\overline{\text{OE}}$ low	—	0		0		ns
t _{OEHD}	Delay time, $\overline{\text{OE}}$ high to Data	—	25		30		ns
t _{RHOL}	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low	—	0		0		ns

Note 15: Either $t_{h(CHrd)}$ or $t_{h(RHrd)}$ must be satisfied for a read cycle.

262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM

Write Cycles (Early Write and Delayed Write)

Symbol	Parameter	Alternative Symbol	M5M4464P-12		M5M4464P-15		Unit
			Limits				
			Min	Max	Min	Max	
t _{C(W)}	Write cycle time	t _{RC}	220		260		ns
t _{W(RL)}	RAS low pulse width	t _{RAS}	120	10000	150	10000	ns
t _{W(OL)}	CAS low pulse width	t _{CAS}	60		75		ns
t _{W(CH)}	CAS high pulse width	t _{CPN}	30		35		ns
t _{h(RLCH)}	CAS hold time after RAS low	t _{CSH}	120		150		ns
t _{h(OLRH)}	RAS hold time after CAS low	t _{RSH}	60		75		ns
t _{SU(WCL)}	Write setup time before CAS low (Note 17)	t _{WCS}	—5		—5		ns
t _{h(OLW)}	Write hold time after CAS low	t _{WCH}	40		45		ns
t _{h(RLW)}	Write hold time after RAS low	t _{WCR}	100		120		ns
t _{h(WCH)}	CAS hold time after Write low	t _{CWL}	40		45		ns
t _{h(WRH)}	RAS hold time after Write low	t _{RWL}	40		45		ns
t _{W(W)}	Write pulse width	t _{WP}	40		45		ns
t _{SU(D)}	Data setup time	t _{DS}	0		0		ns
t _{h(WLD)}	Data hold time after Write low	t _{DH}	30		35		ns
t _{h(OLD)}	Data hold time after CAS low	t _{DH}	30		35		ns
t _{h(RLD)}	Data hold time after RAS low	t _{DHR}	90		110		ns
t _{OEH}	Delay time, OE high to Data	—	25		30		ns
t _{h(WOE)}	OE hold time after Write low	—	25		30		ns

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	M5M4464P-12		M5M4464P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _{C(rdW)}	Read write/read modify write cycle time (Note 16)	t _{RWC}	295		345		ns
t _{W(RL)}	$\overline{RAS}$ low pulse width	t _{RAS}	195	10000	255	10000	ns
t _{W(CL)}	$\overline{CAS}$ low pulse width	t _{CAS}	135		180		ns
t _{h(RLCH)}	$\overline{CAS}$ hold time after $\overline{RAS}$ low	t _{CSH}	195		255		ns
t _{h(OLRH)}	$\overline{RAS}$ hold time after $\overline{CAS}$ low	t _{RSH}	135		180		ns
t _{W(CH)}	$\overline{CAS}$ high pulse width	t _{CPN}	30		35		ns
t _{su(rd)}	Read setup time before $\overline{CAS}$ low	t _{RCS}	0		0		ns
t _{CLWL}	Delay time, $\overline{CAS}$ low to Write low (Note 17)	t _{CWD}	90		110		ns
t _{RLWL}	Delay time, $\overline{RAS}$ low to Write low (Note 17)	t _{RWD}	150		185		ns
t _{h(WCH)}	$\overline{CAS}$ hold time after Write low	t _{CWL}	40		45		ns
t _{h(WRH)}	$\overline{RAS}$ hold time after Write low	t _{RWL}	40		45		ns
t _{W(W)}	Write pulse width	t _{WP}	40		45		ns
t _{su(D)}	Data setup time	t _{DS}	0		0		ns
t _{h(WLD)}	Data hold time after Write low	t _{DH}	40		45		ns
t _{h(CLOE)}	$\overline{OE}$ hold time after $\overline{CAS}$ low	—	60		75		ns
t _{h(RLOE)}	$\overline{OE}$ hold time after $\overline{RAS}$ low	—	120		150		ns
t _{DOEL}	Delay time, Data to $\overline{OE}$ low	—	0		0		ns
t _{OEHD}	Delay time, $\overline{OE}$ high to Data	—	25		30		ns

Note 16: $t_{C(rdW)}$ is specified as $t_{C(rdW)} \min = t_a(R) \max + t_{OEHD} \min + t_{h(WRH)} \min + t_{W(RH)} \min + 4 t_r$.

17: $t_{su(WCL)}$, t_{CLWL} and t_{RLWL} are specified as reference points only. If $t_{su(WCL)} \geq t_{su(WCL)} \min$, the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If $t_{CLWL} \geq t_{CLWL} \min$ and $t_{RLWL} \geq t_{RLWL} \min$, the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition is satisfied, the condition of the DQ (at access time and until $\overline{CAS}$ or $\overline{OE}$ goes back to V_{IH}) is indeterminate.

M5M4464P-12, -15

262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM

Page-Mode Cycle (Note 18)

Symbol	Parameter	Alternative Symbol	M5M4464P-12		M5M4464P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _{OPrd}	Read cycle time	t _{PC}	120		145		ns
t _{OPW}	Write cycle time	t _{PC}	120		145		ns
t _{w(RL)}	RAS low pulse width (Note 19)	t _{RAS}	240	30000	295	30000	ns
t _{OPrdW}	Read write/read modify write cycle time	—	195		250		ns
t _{w(RL)}	RAS low pulse width (Note 20)	t _{RAS}	390	30000	505	30000	ns
t _{w(CH)}	CAS high pulse width	t _{CP}	50		60		ns

Note 18: All previously specified timing requirements and switching characteristics are applicable to their respective page mode timing.
19: Specified for read or write cycle.
20: Specified for read-write or read-modify-write cycle.

CAS before RAS Refresh Cycle (Note 21)


Symbol	Parameter	Alternative Symbol	M5M4464P-12		M5M4464P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _{su R(CAS-RAS)}	CAS setup time for auto refresh	t _{CSR}	10		10		ns
t _{h R(RAS-CAS)}	CAS hold time for auto refresh	t _{CHR}	25		30		ns
t _{d R(RAS-CAS)}	Precharge to CAS active time	t _{RPC}	0		0		ns

Note 21: Eight or more CAS before RAS cycles is necessary for proper operation of $\overline{\text{CAS}}$ before RAS refresh mode.

262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 22)


Read Cycle



Note 22.  Indicates the don't care input.


262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Write Cycle (Early Write)




262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Write Cycle (Delayed Write)




262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles




262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM

RAS-Only Refresh Cycle




262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM

Page-Mode Read Cycle




262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM

Page-Mode Write Cycle



262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Hidden Refresh Cycle



CAS before RAS Refresh Cycle

