

MM4018

CASE 79-02, STYLE 1
TO-39 (TO-205AD)

HIGH FREQUENCY TRANSISTOR

PNP SILICON



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CE0}	20	Vdc
Collector-Base Voltage	V_{CB0}	40	Vdc
Emitter-Base Voltage	V_{EBO}	4.0	Vdc
Collector Current — Continuous	I_C	0.4	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	5.0 28.6	Watts $\text{mW}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage ($I_C = 5.0 \text{ mAdc}, I_B = 0$)	$V_{(BR)CEO}$	20	—	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 5.0 \text{ mAdc}, I_E = 0$)	$V_{(BR)CBO}$	40	—	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 1.0 \text{ mAdc}, I_C = 0$)	$V_{(BR)EBO}$	4.0	—	—	Vdc
Collector Cutoff Current ($V_{CE} = 15 \text{ Vdc}, I_B = 0$)	I_{CEO}	—	—	20	μAdc
Collector Cutoff Current ($V_{CB} = 15 \text{ Vdc}, I_E = 0$)	I_{CBO}	—	—	10	μAdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}, V_{BE} = 0$)	I_{CES}	—	—	0.1	mAdc
ON CHARACTERISTICS					
DC Current Gain ($I_C = 50 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc}$)	h_{FE}	10	—	—	—
SMALL SIGNAL CHARACTERISTICS					
Current-Gain — Bandwidth Product ($I_C = 50 \text{ mAdc}, V_{CE} = 15 \text{ Vdc}, f = 100 \text{ MHz}$)	f_T	—	900	—	MHz
Output Capacitance ($V_{CB} = 12.5 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	C_{obo}	—	3.5	—	pF
FUNCTIONAL TEST					
Power Output (Figure 1) ($P_{in} = 50 \text{ mW}, V_{CC} = 12.5 \text{ Vdc}, f = 175 \text{ MHz}$)	P_{out}	0.5	—	—	Watt
Collector Efficiency (Figure 1) ($P_{in} = 50 \text{ mW}, V_{CC} = 12.5 \text{ Vdc}, f = 175 \text{ MHz}$)	η	45	55	—	%

FIGURE 1 – 175 MHz OUTPUT POWER TEST CIRCUIT




FIGURE 2 – POWER OUTPUT versus POWER INPUT




FIGURE 3 – PARALLEL EQUIVALENT OUTPUT CAPACITANCE versus FREQUENCY




FIGURE 4 – PARALLEL EQUIVALENT INPUT RESISTANCE versus FREQUENCY




FIGURE 5 – PARALLEL EQUIVALENT INPUT CAPACITANCE versus FREQUENCY

