

Features:

- Low On-Resistance
- Low Input Capacitance
- Green Device Available
 - ┌ Low Miller Charge
 - ┌ 100% EAS and 100% Rg Guaranteed


Description:

The MSM30N03G uses advanced Trench technology and designs to provide excellent $R_{DS(ON)}$ with low gate charge. This device is suitable for use in PWM, load switching and general purpose applications.



The MSM30N03G meet the RoHS and Green Product requirement, 100% EAS and 100% Rg guaranteed with full function reliability approved.

BV_{DSS}	30V
$R_{DS(ON)}$	$6m\Omega$
I_D	$40A^3$

Package Dimensions Package Dimensions



Marking :



REF.	Millimeter			REF.	Millimeter		
	Min.	Nom.	Max.		Min.	Nom.	Max.
A	0.70	0.75	0.80	E1	3.00	3.15	3.20
b	0.25	0.30	0.35	E2	2.39	2.49	2.59
C	0.10	0.15	0.25	e	0.65 BSC		
D	3.25	3.35	3.45	H	0.30	0.39	0.50
D1	3.00	3.10	3.20	L	0.30	0.40	0.50
D2	1.48	1.58	1.68	L1	-	0.13	0.20
D3	-	0.13	-	theta	-	10°	12°
E	3.20	3.30	3.40	M	-	-	0.15

Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	$I_D @ T_A=25^\circ C$	19	A
	$I_D @ T_A=70^\circ C$	15.4	A
Pulsed Drain Current ¹	I_{DM}	70	A
Continuous Drain Current ³	$I_D @ T_C=25^\circ C$	40	A
	$I_D @ T_C=70^\circ C$	40	A
Total Power Dissipation	$P_D @ T_C=25^\circ C$	37.8	W
	$P_D @ T_A=25^\circ C$	3.5	W
Single Pulse Avalanche Energy, L=0.1mH	E_{AS}	26	mJ
Single Pulse Avalanche Current, L=0.1mH	I_{AS}	23	A
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 ~ +150	$^\circ C$

Thermal Data

Parameter	Symbol	Conditions	Max. Value	Unit
Thermal Resistance Junction-ambient ²	$R_{\theta JA}$	$t \leq 10s$	35	$^\circ C/W$
Thermal Resistance Junction-ambient ²		Steady State	80	$^\circ C/W$
Thermal Resistance Junction-case ²	$R_{\theta JC}$	Steady State	3.3	$^\circ C/W$

Electrical Characteristics (T_j = 25°C unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV _{DSS}	30	-	-	V	V _{GS} =0, I _D =250uA
Gate Threshold Voltage	V _{GS(th)}	1.2	-	2.5	V	V _{DS} =V _{GS} , I _D =250uA
Gate-Source Leakage Current	I _{GSS}	-	-	±100	nA	V _{GS} = ±20V
Drain-Source Leakage Current	I _{DSS}	-	-	1	uA	V _{DS} =24V, V _{GS} =0
Static Drain-Source On-Resistance	R _{DS(ON)}	-	4.7	6	mΩ	V _{GS} =10V, I _D =12A
		-	6.7	8		V _{GS} =4.5V, I _D =10A
Total Gate Charge	Q _g	-	13	-	nC	I _D =12A V _{DS} =15V V _{GS} =4.5V
Gate-Source Charge	Q _{gs}	-	5	-		
Gate-Drain ("Miller") Charge	Q _{gd}	-	5.5	-		
Turn-on Delay Time	T _{d(on)}	-	31	-	ns	V _{DS} =15V I _D =12A V _{GS} =4.5V R _G =3Ω
Rise Time	T _r	-	25	-		
Turn-off Delay Time	T _{d(off)}	-	27	-		
Fall Time	T _f	-	18	-		
Input Capacitance	C _{iss}	-	1180	-	pF	V _{GS} =0V V _{DS} =15V f=1.0MHz
Output Capacitance	C _{oss}	-	240	-		
Reverse Transfer Capacitance	C _{rss}	-	130	-		
Gate Resistance	R _g	-	-	5.0	Ω	f=1.0MHz

Guaranteed Avalanche Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Single Pulse Avalanche Energy ⁴	EAS	16	-	-	mJ	V _{DD} =20V, L=0.1mH, I _{AS} =18A

Source-Drain Diode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Diode Forward Voltage	V _{SD}	-	-	1.3	V	I _S =12A, V _{GS} =0V
Reverse Recovery Time	t _{rr}	-	27	-	ns	I _F =12A, dI/dt=100A/us, T _J =25°C
Reverse Recovery Charge	Q _{rr}	-	21	-	nC	

Notes: 1. The data tested by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%.

2. R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design. R_{θJA} shown below for single device operation on FR-4 in still air.

3. The maximum current rating is limited by package.

4. The Min. value is 100% EAS tested guarantee.




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 On-Resistance vs. Drain Current




Fig.4 Normalized $R_{DS(ON)}$ vs. T_J




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Forward Characteristics of Reverse




Fig.7 Gate Charge Characteristics




Fig.8 Capacitance Characteristic




Fig.9 Safe Operating Area




Fig.10 Power Dissipation




Fig.11 Drain Current vs. Tj




Fig.12 Transient Thermal Impedance

- CITC reserves the right to make changes to this document and its products and specifications at any time without notice.
- Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.
- CITC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does CITC assume any liability for application assistance or customer product design.
- CITC does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.
- No license is granted by implication or otherwise under any intellectual property rights of CITC.
- CITC products are not authorized for use as critical components in life support devices or systems without express written approval of CITC.