



N-Channel 40V(D-S) Enhancement MOSFET

GENERAL DESCRIPTION

The ME7642-G is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as notebook computer power management and other battery powered circuits where Low-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

PowerDFN 5x6



N-Channel MOSFET

: **Ordering Information:** ME7642/ ME7642-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V _{DS}	40	V
Gate-Source Voltage		V _{GS}	±20	V
Continuous Drain Current*	T _A =25°C	I _D	20.8	A
	T _A =70°C		16.6	
Pulsed Drain Current		I _{DM}	83	A
Maximum Power Dissipation*	T _A =25°C	P _D	2.8	W
	T _A =70°C		1.8	
Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C
Thermal Resistance-Junction to Ambient*		R _{θJA}	45	°C/W

*The device mounted on 1in² FR4 board with 2 oz copper



N-Channel 40V(D-S) Enhancement MOSFET

Electrical Characteristics ($T_J = 25^\circ\text{C}$ Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\ \mu A$	40			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\ \mu A$	1		3	V
I_{GSS}	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 20V$			± 100	nA
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=40V, V_{GS}=0V$			1	μA
$R_{DS(ON)}$	Drain-Source On-State Resistance ^a	$V_{GS}=10V, I_D=25A$		3.3	4	m Ω
		$V_{GS}=4.5V, I_D=19A$		4.1	5.5	
V_{SD}	Diode Forward Voltage	$I_S=25A, V_{GS}=0V$		0.8	1.2	V
DYNAMIC						
Q_g	Total Gate Charge	$V_{DS}=15V, V_{GS}=4.5V, I_D=20A$		40.5		nC
Q_{gs}	Gate-Source Charge			17.4		
Q_{gd}	Gate-Drain Charge			17.9		
C_{iss}	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, F=1MHz$		4622		pF
C_{oss}	Output Capacitance			328		
C_{rss}	Reverse Transfer Capacitance			283		
$t_{d(on)}$	Turn-On Delay Time	$V_{DD}=15V, R_L=15\ \Omega$ $I_D=1A, V_{GEN}=10V$ $R_G=6\ \Omega$		28.9		ns
t_r	Turn-On Rise Time			19.3		
$t_{d(off)}$	Turn-Off Delay Time			111		
t_f	Turn-Off Fall Time			18.9		


Note: a. Pulse test: pulse width $\leq 300\ \mu s$, duty cycle $\leq 2\%$

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.




N-Channel 40V(D-S) Enhancement MOSFET
Typical Characteristics (T_J = 25°C Noted)


On Resistance vs. Junction Temperature




On Resistance vs. Drain Current




Capacitance




On Resistance vs. Gate-to-Source Voltage







Threshold Voltage




On-Region Characteristics



N-Channel 40V(D-S) Enhancement MOSFET
Typical Characteristics (T_J = 25°C Noted)



PowerDFN 5x6 Package Outline



BACKSIDE VIEW

DIM.	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.90	1.00	1.10
b	0.33	0.41	0.51
C	0.20	0.25	0.30
D1	4.80	4.90	5.00
D2	3.61	3.81	3.96
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
e	1.27 BSC		
H	0.41	0.51	0.61
K	1.10	-	-
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
α	0°	-	12°

