

Single Chip for 960x240 TFT Panel 480x480 Driver with Timing Controller

Specification

Preliminary

Version: V0.04
Document No.: ILI8961GP_SPEC_V0.04.pdf

<http://www.ilitek.com>

Table of Contents

Section	Page
1. Introduction	3
2. Features.....	3
3. Block Diagram	4
4. Application Block.....	5
5. Charge Pump Circuit	6
6. Charge Pump Circuit Block	6
7. DC-DC Control Circuit	8
7.1 Power Relationship	9
8. Pin Descriptions.....	10
9. 3-wire Serial Interface.....	12
10. Register List.....	14
11. Power On/Off Sequence	33
11.1 Power On Sequence	33
11.2 Power Off Sequence	33
12. Internal Gamma reference voltage generator	34
13. Input Data and Output Voltage	35
14. Data Input Format.....	36
15. AC/DC Characteristics	39
15.1 Absolute Maximum Rating	39
15.2 DC Electrical Characteristics	39
15.3 AC Electrical Characteristics.....	40
16. Input Timing Waveform.....	43
16.1 Input Timing Chart.....	43
16.2 8-bit RGB Input Timing.....	43
16.3 8-bit Dummy RGB Input Timing	44
16.4 YUV720 and YUV640 Input Timing.....	45
16.5 Parallel RGB Input Timing.....	46
16.5.1 CCIR656 Vertical Input Timing	47
17. Pad Location.....	48
18. Bump Mask Information.....	55

1. Introduction


ILI8961 is one-chip solution for TFT-LCD panel. This chip integrates source driver, gate driver, built-in power regulator and timing controller for the small panel application focused on the resolution of 960x240.

The serial communication interface is also embedded for function settings. This chip can be operated under a wide range of supply voltage. By applying “Double Gate Driver” panel architecture, the number of source output channel is reduced to 480 and the number of gate output channels is increased to 480. For the concern of lower power dissipation, line inversion driving technique is adopted. The dithering technique was also applied for source driver to support 8-bit resolution and the 256-gray scale with small output deviation is designed for the higher color resolution.


2. Features

- Panel resolution (HxV): 960x240
- Double gate driver with 480 sources and 480 gates
- 8-bit resolution, 256 gray scale with dithering (7bits DAC + 1 bit FRC)
- Display control and function selection by 3-wire SPI interface.
- Support 8-bit RGB, 8-bit Dummy RGB, Parallel RGB, CCIR601 and CCIR656 input.
- Build-in DC-DC control circuit, charge pump, VCOM with programmable adjustment
- Built-in R-DAC gamma correction
- Line/Column inversion selectable
- Right/Left shift, Up and Down scan function selectable
- Build-In PWM circuit for LED Back-light
- Power for digital circuit (VDD): 2.7V~ 3.6V
- Power for analog circuit (AVDD): VDD/VINT1
- Power for Interface circuit (VDDIO): 1.65V ~ 3.6V


3. Block Diagram




4. Application Block



5. Charge Pump Circuit



6. Charge Pump Circuit Block





Recommend value of wiring resistance and capacitors

Pad Name	Resistance (Ohm)	Pad Name	Resistance (Ohm)	Pad Name	Resistance (Ohm)
COM1_L	<=5	DG6	<=100	CP1P	<=5
VPP_MTP	<=5	DG5	<=100	CP1M	<=5
STBYB	<=100	DG4	<=100	CP2P	<=5
RSTB	<=100	DG3	<=100	CP2M	<=5
CHNSL	<=100	DG2	<=100	VINT1	<=5
PSEL	<=100	DG1	<=100	CP3P	<=5
SPENB	<=100	DG0	<=100	CP3M	<=5
SPDA	<=100	DR7	<=100	CP4P	<=5
SPCK	<=100	DR6	<=100	CP4M	<=5
DEN	<=100	DR5	<=100	VGH	<=5
HSD	<=100	DR4	<=100	VGL	<=5
VSD	<=100	DR3	<=100	AGND	<=5
CLKIN	<=100	DR2	<=100	FRP	<=5
DB7	<=100	DR1	<=100	VCOMDC	<=5
DB6	<=100	DR0	<=100	VCAC	<=5
DB5	<=100	SHIELDING3	<=100	DRV	<=5
DB4	<=100	SHIELDING4	<=100	FB_N	<=5
DB3	<=100	SHIELDING5	<=100	FB_P	<=5
DB2	<=100	GND	<=5	FB	<=100
DB1	<=100	VDD	<=5	COM2_L	<=5
DB0	<=100	VDDIO	<=5		
DG7	<=100	DVDD	<=5		


Pin name	Capacitor no.	Withstanding voltage (V)	CAP (uF)
C1P	C1	6.3	2.2
C1M			
C2P	C2	6.3	1
C2M			
C3P	C3	10	1
C3M			
C4P	C4	16	1
C4M			
VDD/AVDD		10	1
DVDD		6.3	1
VINT1		10	2.2
VGH		25	2.2
VGL		16	2.2
VCAC		6.3	2.2
FRP-VCOMDC		6.3	2.2

* Note: The capacitor C2P and C2M can be removed in low voltage LC application.

7. DC-DC Control Circuit



7.1 Power Relationship



8. Pin Descriptions

Pin Name	I/O	Descriptions
HSD	I (VDDIO)	Horizontal Sync input. Negative polarity. *Remark: Internal pulled high(*)
VSD	I (VDDIO)	Vertical Sync input. Negative polarity. *Remark: Internal pulled high(*)
CLKIN	I (VDDIO)	Clock signal. Latching data at the rising edge. (*)
DEN	I (VDDIO)	Data input Enable. Active High to enable the data input Bus under "DE Mode". *Remark: Internal pulled low(*)
DR[7:0]	I (VDDIO)	8-bit digital Red data input, only valid when PSEL="Low" (Parallel mode). *Remark: Internal pulled low(*)
DG[7:0]	I (VDDIO)	When PSEL ="High", these will be treated as serial 8-bit digital data input. (Including RGB or YUV). When PSEL ="Low", these will be treated as 8-bit digital Green data input.
DB[7:0]	I (VDDIO)	8-bit digital Blue data input, only valid when PSEL="Low" (Parallel mode). *Remark: Internal pulled low(*)
FRP	O	Frame polarity output for panel VCOM.
VCOMDC	O	VCOM DC output.
VCAC	O	Power setting capacitor for VCOM AC.
FB_P	I	ILED input and pass to one switch. *Remark: Voltage apply to this pad should < 5.5V
FB_N	I	ILED output from one switch output. *Remark: Voltage apply to this pad should < 5.5V
FB	I	Back light power boost converter feedback input.
DRV	O	Power transistor signal for back light power boost converter.
VDD	P	Power supply for charge pump circuit.
GND	P	Ground for digital circuits.
AGND	P	Ground for analog circuits.
VDDIO	P	Power supply for digital interface
AVDD	P	Power supply for analog circuit.It connects to VDD for low voltage LC application and VINT1 for normal voltage LC application inside chip.
VINT1	C	Power setting capacitor connect pin.
VINT2	C	Floating this pin.
VINT3	C	Floating this pin.
STBYB	I (VDD)	Standby setting for testing, It should be connected to VDD in normal operation. If connected to GND, the IC is in standby mode. (Internal pulled high)(*)
RSTB	I (VDD)	Global reset pin, it should be connected to VDD in normal operation. If connected to GND, the controller is in reset state. (Internal pulled high) (*)
VGH	C	Power setting capacitor connect pin.
VGL	C	Power setting capacitor connect pin.
DVDD	C	Power setting capacitor connecting pins.(internal core use, typical 1.8V)
C1P/M C3P/M C4P/M	C	Capacitor connect pin for internal charge pump.
C2P/M	C	Capacitor for Charge Pump.(***)
C5P/M	C	Floating this pin.
S480 ~ 1	O	Source driver output signals.
G480 ~ 1	O	Gate driver output signals.
TEST0~3	T	Test pin (internal pull low), reserved floating for normal operation.
T_O0~3	T	Test pin (internal pull low), reserved floating for normal operation.
T_IO0~7	T	Test pin (internal pull low), reserved floating for normal operation.
SHIELDINGx	P	Reserved floating for normal operation.
ALIGN_T ALIGN_B	M	For assembly alignment.

Pin Name	I/O	Descriptions
COM1_L COM1_R	S	The internal link together between input side and output side.
COM2_L COM2_R	S	The internal link together between input side and output side.
CHNSL	I (VDD)	Output channel selection pin. (Internal pulled high) (*) CHNSL = "High": 480 channel source output. CHNSL = "Low": 320 channel source output. Output channel S1~S80 and S401~S480 will be disabled and output was random value.
PSEL	I (VDD)	Parallel 24-bit and Serial 8-bit data input selection. (internal pulled high) (*) PSEL = "High": Serial 8-bit data input through DG0~DG7. PSEL = "Low": Parallel 24-bit RGB input through DR0~DR7, DB0~DB7, DG0~DG7. (**)
SPENB	I (VDD)	Serial communication chip select. (internal pulled High) (*)
SPDA	I/O (VDD)	Serial communication data input.
SPCK	I (VDD)	Serial communication clock input.
VPP MTP	P	MTP power input pin.

Note:

I: Input, O: Output, P: Power, D: Dummy, S: Shorted line, M: Mark, PI: Power input, PO: Power output, T: Testing

I/O: Input / Output. C: Capacitor pin.


(*) The voltage level of these signals is the same as VDDIO

() It depends on the register setting. Please see three-wire for detailed description.**

(*) To apply the component or not is base on application.**


9. 3-wire Serial Interface

3-Wire Serial command format




- Each serial command consists of 16 bits of data that is loaded one bit a time at the rising edge of serial clock SPCK. Command loading operation starts from the falling edge of SPENB and is completed at the next rising edge of SPENB.
- The serial control block is operational after power on reset, but commands are established by the VSD signal. If command is transferred multiple times for the same register, the last command before the VSD signal is valid.
- If less than 16 bits of SPCK are input while SPENB is low, the transferred data is ignored.
- If 16 bits or more of SPCK are input while SPENB is low, the first 16 bits of transferred data before the rising edge of SPENB pulse are valid data.
- Serial block operates with the SPCK clock.
- Serial data can be accepted in the power save modes.


Serial Interface Write Sequence



Serial Interface Read Sequence



Serial Control Timing



Item	symbol	Min.	Typ.	Max.	Unit
SPENB input setup time	$tS0$	50			ns
Serial data input setup time	$tS1$	50			ns
SPENB input hold time	$tH0$	50			ns
Serial Data Input hold time	$tH1$	50			ns
SPCK pulse high width	$tWH1$	50			ns
SPCK pulse low width	$tWL1$	50			ns
SPENB pulse high width	$tW2$	400			ns

10. Register List

Register	Address								Parameter Data							
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R00h	0	1/0	0	0	0	0	0	0	Y_CbCr (0)	C601_EN (0)	x	x	VCAC (1011)			
R01h	0	1/0	0	0	0	0	0	1	VDCDCEN (1)	x	VDCDC (1Fh)					
R03h	0	1/0	0	0	0	0	1	1	Brightness (40h)							
R04h	0	1/0	0	0	0	1	0	0	Narrow (0)	C656_EN (0)	IF_SEL (00)	NP_SEL (10)	LDIR (1)	YDIR (1)		
R05h	0	1/0	0	0	0	1	0	1	DRV_SET (0)	GRB (1)	PWM_SEL (011)		VGHL_EN (1)	PWM_EN (1)	x	
R06h	0	1/0	0	0	0	1	1	0	HBLK_EN (1)	FB_SEL (00)	VBLK (0Fh)					
R07h	0	1/0	0	0	0	1	1	1	HBLK (F4h)							
R08h	0	1/0	0	0	1	0	0	0	DRV_SEL (00)	x	x	x	x	x	x	
R0Bh	0	1/0	0	0	1	0	1	1	REGSEL (0)	x	x	x	x	x	x	
R0Ch	0	1/0	0	0	1	1	0	0	VST (00)	DE_EN (0)	CbCr (0)	DENP (0)	VSDP (1)	HSDP (1)	CLKINP (0)	
R0Dh	0	1/0	0	0	1	1	0	1	CONTRAST (40h)							
R0Eh	0	1/0	0	0	1	1	1	0	x	R_CONT (40h)						
R0Fh	0	1/0	0	0	1	1	1	1	x	R_BRIGHT (40h)						
R10h	0	1/0	0	1	0	0	0	0	x	B_CONT (40h)						
R11h	0	1/0	0	1	0	0	0	1	x	B_BRIGHT (40h)						
R12h	0	1/0	0	1	0	0	1	0	TRMEN (00)							
R16h	0	1/0	0	1	0	1	1	0	x	x	x	x	x	GOP_EN (0)	x	x
R17h	0	1/0	0	1	0	1	1	1	x	L016_SEL (111)			x	L008_SEL (110)		
R18h	0	1/0	0	1	1	0	0	0	x	L050_SEL (111)			x	L032_SEL (111)		
R19h	0	1/0	0	1	1	0	0	1	x	L096_SEL (011)			x	L072_SEL (011)		
R1Ah	0	1/0	0	1	1	0	1	0	x	L120_SEL (100)			x	L110_SEL (011)		
R2Bh	0	1/0	1	0	1	0	1	1	x	x	x	x	x	x	X	STB (0)
R2Fh	0	1/0	1	0	1	1	1	1	x	VGH_SEL (11)	CF_SEL (0)	LC_SEL (00)	SOPC (01)			
R3Ch	0	1/0	1	1	1	1	0	0	L127_SEL (011)				L000_SEL (100)			
R55h	1	1/0	0	1	0	1	0	1	DAT_INV (1)	INV_SEL (0)	x	x	x	x	x	x
R57h	1	1/0	0	1	0	1	1	1	VGHL_ENB (0)	x	x	x	x	x	x	x
R5Ah	1	1/0	0	1	1	0	1	0	x	x	x	x	x	x	VGL_SEL (10)	
R61h	1	1/0	1	0	0	0	0	1	x	x	x	x	x	x	x	FB (0)
R64h	1	1/0	1	0	0	1	0	0	VSREF (1)	x	1	1	x	x	VSREF_EN (1)	X
R65h	1	1/0	1	0	0	1	0	1	DC2 (001)			DC1 (000)			BSI (10)	
R66h	1	1/0	1	0	0	1	1	0	x	CP1_VCMP_SEL (111)			x	x	BICTRL_VCOM (10)	
R67h	1	1/0	1	0	0	1	1	1	x	x	x	x	x	VGL_DIS (0)	VGH_DIS (0)	CP1_VCMP_DIS (0)

R6Fh	1	1/0	1	0	1	1	1	1	X	0	0	0	0	0	SCAN_SEL (00)	0
------	---	-----	---	---	---	---	---	---	---	---	---	---	---	---	------------------	---

Note:


1. When RSTB is low, all registers reset to default values.
2. Serial commands are executed at next VSD signal.

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R00h	Y_CbCr (0)	C601_EN (0)	x	x		VCAC (1011)		

VCAC (R00h[3:0]): VCOM voltage AC level selection

D[3:0]				Low Voltage LC(V)	Normal Voltage LC (V)
0	0	0	0	3.7	5.0
0	0	0	1	3.8	5.1
0	0	1	0	3.9	5.2
0	0	1	1	4.0	5.3
0	1	0	0	4.1	5.4
0	1	0	1	4.2	5.5
0	1	1	0	4.3	5.6
0	1	1	1	4.4(default)	5.7(default)
1	0	0	0	4.5	5.8
1	0	0	1	4.6	5.9
1	0	1	0	4.7	6.0
1	0	1	1	4.8	6.1
1	1	0	0	4.9	6.2
1	1	0	1	5.0	6.2
1	1	1	0	5.1	6.2
1	1	1	1	5.2	6.2

*Note: Please reference LC type to R2Fh[3:2] LC_SEL



C601_EN (R00h[6]): CCIR601 interface control

D6	Function
0	Disable CCIR601. (default)
1	Enable CCIR601. (please refer to the table of R04H(IF_SEL) for detail description)

Y_CbCr (R00h[7]): Y & CbCr exchange position (only valid for 8-bit input YUV640/YUV720)


	Under R0C[4] CbCr = '0'							Under R0C [4] CbCr = '1'								
D7 = '0' (default)	Cb0	Y0	Cr0	Y1	Cb2	Y2	Cr2	Y3	Cr0	Y0	Cb0	Y1	Cr2	Y2	Cb2	Y3
D7 = '1'	Y0	Cb0	Y1	Cr0	Y2	Cb2	Y3	Cr2	Y0	Cr0	Y1	Cb0	Y2	Cr2	Y3	Cb2

Register	Parameter Data								
	D7	D6	D5	D4	D3	D2	D1	D0	
R01h	VDCEN (1)	x	VDC					VDC (1Fh)	

VDC (R01h[5:0]): VCOM voltage DC level selection (20mV/step)

D[5:0]	Low Voltage LC(V)	Normal Voltage LC(V)
00h	0.24	0.5
:	:	:
1Fh	0.8 (default)	1.06 (default)
:	:	:
3Fh	1.5	1.76

VCOMDC couple by FRP



VDCEN (R01h[7]): VCOM DC enables control

D7	VDCEN Fuction
0	VCOM DC function disabled. The VCOMDC pin is connected to GND.
1	VCOM DC function enabled. The VCOMDC voltage follows VCOM_DC setting. (default)

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R03h	Brightness (40h)							

Brightness (R03h[7:0]): RGB brightness level control

D[7:0]	Brightness Offset
00h	Dark. (-64)
40h	Center. (0). (default)
FFh	Bright. (+191)

Setting accuracy 1bit/step

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R04h	Narrow (0)	C656_EN (0)	IF_SEL (00)		NP_SEL (10)		LDIR (1)	YDIR (1)

YDIR(R04h[0]): Source driver output direction selection

D0	YDIR Function
0	Shift from right to left. Y1 ←Y2←...←Y959←Y960
1	Shift from left to right. Y1→Y2→...→Y959→Y960 (default)

LDIR(R04h[1]): Gate driver output direction selection

D1	LDIR Function
0	Shift from down to up. L1 ←L2←...←L239←L240
1	Shift from up to down. L1→L2→...→L239→L240 (default)

NP_SEL[1:0] (R04h[3:2]): NTSC/PAL input mode selection(8-bit RGB& Parallel RGB can not use the item).

D[3:2]		NTSC/PAL Mode
0	0	PAL.
0	1	NTSC
1	X	Auto detection. (default)

IF_SEL[1:0] (R04h[5:4]): Input data format selection.

R00h[6]	D6	D[5:4]		Input Timing format
0	0	0	0	8-bit RGB. (default)
0	0	0	1	8-bit Dummy RGB 320 x 240
0	0	1	x	8-bit Dummy RGB 360 x 240
0	1	X	x	CCIR656
1	1	0	x	YUV640
1	1	1	0	YUV720

C656_EN(R04h[6]): CCIR656/CCIR601 or RGB/RGB-Dummy input interface selection.

D6	Data format
0	RGB input. (default)
1	CCIR656/YUV640/YUV720 input

Narrow(R04h[7]): Normal / Narrow display selection

D7	Function
0	Normal display. (default)
1	Narrow display.



Narrow = 0



Narrow = 1

*Not valid for parallel and serial 8-bit RGB interface.

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R05h	DRV_SET (0)	GRB (1)		PWM_SEL (011)		VGHL_EN (1)	PWM_EN (1)	x

PWM_EN(R05h[1]): Back light power converter control.

D1	PWM_EN Function
0	The back light power converter is off.
1	The back light power converter is controlled by STB's power on/off sequence. (default)

VGHL_EN(R05h[2]): VGH/VGL charge pump control

D2	VGHL_EN Function
0	VGH/VGL charge pump is always off. VGL will set to GND level.
1	VGH/VGL charge pump is controlled by STB's power on/off sequence. (default)

PWM_SEL(R05h[5:3]): PWM duty cycle selection for back light power convert

D[5:3]			PWM duty cycle
0	0	0	55%
0	0	1	60%
0	1	0	65%
0	1	1	70% (default)
1	0	0	75%
1	0	1	80%
1	1	0	85%
1	1	1	90%

GRB(R05h[6]): Global reset

D6	GRB Function
0	Reset all registers to default value.
1	Normal operation. (default)

DRV_SET(R05h[7]): DRV signal frequency selection

D7	DRV operation frequency
0	High Frequency. (default)
1	Low Frequency.

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R06h	HBLK_EN (0)	FB_SEL (00)		VBLK (15h)				

VBLK[4:0](R06h[4:0]): Vertical blanking setting for 8-bit RGB , 8-bit Dummy RGB & CCIR656

For 8-bit RGB, 8-bit Dummy RGB, YUV640, YUV720, CCIR656 NTSC mode, and Parallel RGB input mode.

D[4:0]	VBLK Function	Unit
00h~03h	3.	H
04h	4.	
15h	21. (default)	
1Fh	31.	

For 8-bit Dummy RGB, YUV640, YUV720, CCIR656 PAL mode (Vertical Blanking + 3)

D[4:0]	VBLK Function	Unit
00h	3.	H
04h	7.	
15h	24. (default)	
1Fh	34.	

FB_SEL[1:0] (R06h[6:5]): adjustable for DC-DC feedback threshold voltage

D[6:5]	Feedback Threshold Voltage
00	0.6 V. (default)
01	0.75V.
10	0.45V.
11	0.3V.

HBLK_EN (R06h[7]): Horizontal blanking function enable control

D[7]	HBLK EN Function
0	Disable(default)
1	Enable


Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R07h	HBLK (46h)							

HBLK (R07h[7:0]): Horizontal blanking setting

HBLK_EN	D7~D0	HBLK	Unit	NTSC/PAL Mode
X	32h~45h	50~69	CLKIN(*)	8-bit RGB
X	46h	70		
X	47h~FFh	71~255		
X	X	241	CLKIN(*)	8-bit Dummy RGB
0	XXh	240	CLKIN(*)	YUV640, YUV720
1	00h~03h	3	CLKIN(*)	
	04h~FFh	4~255		
0	X	61	CLKIN(*)	Parallel RGB
1	00h~03h	3		
	04h~3Fh	4~63		

*The frequency of CLKIN is different under different input timing.

'X' : don't care



Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R08h	DRV_SEL (00)		x	x	x	x	x	x

DRV_SEL(R08h[7:6]) : Backlight driving capability setting

D7	D6	DRV_SEL capability
0	0	Normal capability. (default)
0	1	2 times the Normal capability.
1	0	4 times the Normal capability.
1	1	8 times the Normal capability.

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R0Bh	REGSEL (0)	x	x	x	x	x	x	x

REGSEL (R0Bh[7]): MTP function control register

D7	REGSEL Function
0	VCOMDC Output Voltage is read from MTP memory. (default)
1	VCOMDC Output Voltage is controlled by the register R01h_VCDC[5:0].

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R0Ch	VST (00)		DE_EN (0)	CbCr (0)	DENP (0)	VSDP (1)	HSDP (1)	CLKINP (0)

CLKINP (R0Ch[0]): CLKIN polarity selection

D0	CLKINP Function
0	Latch data at CLKIN rising edge. (default)
1	Latch data at CLKIN falling edge


HSDP (R0Ch[1]): HSD polarity selection

D1	HSDP Function
0	Positive polarity.
1	Negative polarity. (default)


VSDP (R0Ch[2]): VSD polarity selection

D2	VSDP Function
0	Positive polarity.
1	Negative polarity. (default)

HSDP = 1, VSDP = 1, CLKINP = 0



HSDP = 0, VSDP = 0, CLKINP = 1



DENP (R0Ch[3]): DEN polarity selection

D3	DENP Function
0	Positive polarity (default)
1	Negative polarity

CbCr (R0Ch[4]): Cb & Cr exchange position (valid for CCIR656 and YUV640/YUV720)

D4	CbCr Function
0	Cb→Y→Cr. (default)
1	Cr→Y→Cb.

DE_EN(R0Ch[5]) : DE mode selection

D5	DE_EN Function
0	HV mode selected. (default)
1	DE mode selected.

* DE_EN only controls the HV and DE mode at 8-bit RGB, 8-bit Dummy RGB and Parallel Mode.

VST(R0Ch[7:6]): Vertical start time of odd/even frame

8-bit RGB / 8-bit Dummy RGB NTSC / 8-bit Dummy RGB PAL(*)

Parallel RGB input mode (PSEL= "Low")

VST		VBLK	Unit
D7	D6	ODD/EVEN	
X	0	21/21. (default)	H(Line)
X	1	21/20.	

CCIR656/YUV640/YUV720 NTSC/PAL(**)


VST		VBLK	Unit
D7	D6	ODD/EVEN	
0	0	21/21. (default)	H(Line)
0	1	21/22	
1	0	22/21	
1	1	22/22	

(*)The typical value of VBLK of 8-bit Dummy RGB PAL (24 H) is different from 8-bit RGB/8-bit Dummy RGB NTSC(21H).

(**) The typical value of VBLK of CCIR656 PAL (24 H) is different from CCIR656 NTSC (21H).

Note: V-Blanking must be adjusted base on the input data.

For example:



Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R0Dh	CONTRAST (40h)							

CONTRAST(R0Dh[7:0]) : RGB contrast level setting,the gain changes(1/64)/bit.

$$\text{Gain formula} = 0.75 + (\text{R_CONT} / 256)$$

D[7:0]	Contrast Gain
00h	0
...	...
40h	1 (default)
...	...
FFh	3.984

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R0Eh	x	R_CONT (40h)						

R-CONT(R0Eh[6:0]): Red sub-pixel contrast level setting,the gain changes (1/256)/bit.

$$\text{Gain formula} = 0.75 + (\text{R_CONT} / 256)$$

D[6:0]	R Contrast Gain
00h	0.75
...	...
40h	1 (default)
...	...
7Fh	1.246

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R0Fh	x	R_BRIGHT (40h)						

R-BRIGHT(R0Fh[6:0]): Red sub-pixel brightness level setting,setting accuracy: 1 step/bit.

D[6:0]	R Brightness Offset
00h	darker (-64)
...	...
40h	center (0) (default)
...	...
7Fh	brighter (+63)

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R10h	x	B_CONT (40h)						

B-CONT(R10h[6:0]):Blue sub-pixel contrast level setting,the gain changes (1/256)/bit.

Gain formula= $0.75+(B_CONT/256)$

D[6:0]	B Contrast Gain
00h	0.75
...	...
40h	1 (default)
...	...
7Fh	1.246

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R11h	x	B_BRIGHT (40h)						

B-BRIGHT(R11h[6:0]): Blue sub-pixel brightness level setting,setting accuracy: 1 step/bit.

D[6:0]	B Brightness Offset
00h	darker (-64)
...	...
40h	center (0) (default)
...	...
7Fh	brighter (+63)

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R12h	TRMEN (00)							

TRMEN (R12h): VCOM DC Trim Function Control Register

VCOMDC Trim function control register, Write the follow command sequentially to enable the VCOMDC trim function.

Adjust VCDC level:

Set TRMEN[7:0] = 00h and set REGSEL=1(R0Bh=80h)

Write proper VCDC[5:0] value using 3-wire command.

Programming the VCDC value into MTP memory:

Set VPP_MTP = 7.5V with external power supply for programming operation. (Requirement)

Set TRMEN[7:0] as following sequence : A0h → 5Fh → EEh →00h


REGSEL will be clear to 0 after the programming procedure.

Procedure-1
Set REGSEL = 1,
Please make sure VCDCEN=1

Procedure-2
Update VCDC vaule

Procedure-3
VCOMDC trim state please
follow Note

Procedure-4
Hardware clear REGSEL=0,
check REGSEL =0 by 3-wire
read check VCOMDC value



Note:

1. The Trim Block can be writing for only “3” times
2. After finishing TRMEN command do not power off within 1 second.
3. Trim command exceed the limitation may cause the VCOMDC output unknown value.
4. The CLKIN input frequency should be 26MHz ~ 30MHz.

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R16h	x	x	x	x	x	GOP_EN (1)	x	x

GON_EN (R16h): Select auto or manual gamma setting

D2	Gamma op enable Function
0	Manual set gamma by R17h~R1Ah,R3Ch.
1	Auto set to gamma2.2. (default)

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R17h	x		L016_SEL (101)		x		L008_SEL (111)	
R18h	x		L050_SEL (111)		x		L032_SEL (101)	
R19h	x		L096_SEL (100)		x		L072_SEL (100)	
R1Ah	x		L120_SEL (101)		x		L110_SEL (100)	
R3Ch	x		L127_SEL (011)		x		L000_SEL (100)	

Registers : R17h ~R1Ah, R3Ch

L000_SEL: Gamma op output selection to level V0;

L008_SEL: Gamma op output selection to level V8;

L016_SEL: Gamma op output selection to level V16;

L032_SEL: Gamma op output selection to level V32;

L050_SEL: Gamma op output selection to level V50;

L072_SEL: Gamma op output selection to level V72;

L096_SEL: Gamma op output selection to level V96;

L110_SEL: Gamma op output selection to level V110;

L120_SEL: Gamma op output selection to level V120;

L127_SEL: Gamma op output selection to level V127;

Reference point	000	001	010	011	100	101	110	111
L008(100)	-7ΔV	-6ΔV	-5ΔV	-4ΔV	-3ΔV	-2ΔV	-ΔV	Default
L016(101)	-5ΔV	-4ΔV	-3ΔV	-2ΔV	-ΔV	Default	+ΔV	+2ΔV
L032(100)	-5ΔV	-4ΔV	-3ΔV	-2ΔV	-ΔV	Default	+ΔV	+2ΔV
L050(101)	-7ΔV	-6ΔV	-5ΔV	-4ΔV	-3ΔV	-2ΔV	-ΔV	Default
L072(011)	-4ΔV	-3ΔV	-2ΔV	-ΔV	Default	+ΔV	+2ΔV	+3ΔV
L096(100)	-4ΔV	-3ΔV	-2ΔV	-ΔV	Default	+ΔV	+2ΔV	+3ΔV
L110(100)	-4ΔV	-3ΔV	-2ΔV	-ΔV	Default	+ΔV	+2ΔV	+3ΔV
L120(101)	-5ΔV	-4ΔV	-3ΔV	-2ΔV	-ΔV	Default	+ΔV	+2ΔV

Note:(1) For Low Voltage LC application, ΔV= 25mV ◦

(2) For Normal Voltage LC application, ΔV= 38mV ◦

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R2Bh	x	x	x	x	x	x	x	STB (0)

STB(R2Bh[0]): Standby (Power saving) mode control

D0	STB Function
0	Standby Mode. (default)
1	Normal operation.

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R2Fh	x	VGH_SEL (11)		CF_SEL (0)	LC_SEL (00)		SPOC (01)	

SOPC (R2Fh[1:0]): Source output driving capability selection


D1	D0	Source Driver Capability
0	0	-25%.
0	1	Normal. (default)
1	0	+25%
1	1	+50%

LC_SEL (R2Fh[3:2]): Source output driving capability selection


D3	D2	LC type selection
0	0	Low Voltage LC (default)
0	1	-
1	0	Normal Voltage LC
1	1	-

CF_SEL(R2Fh[4]): Color filter selection

D4	Function
0	Delta color filter. (default)
1	Stripe color filter.



Delta Color Filter



Stripe Color Filter

VGH_SEL(R2Fh[6:5]): VGH voltage level selection

VGH_SEL		VGH Voltage	
D1	D0	FBMODE=1	FBMODE=0
0	0	VGL + 9V.	VGL + 2V.
0	1	VGL + 10V.	VGL + 3V.
1	0	VGL + 11V.	VGL + 4V.
1	1	VGL + 12V. (default)	VGL + 5V. (default)

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R55h	INV_SEL (00)		DAT_INV (0)	x	x	x	x	x

DAT_INV (R55h[5]): Source output Inversion control

D5	DAT_INV Function
0	Data output normal. (default)
1	Data output inversion.

INV_SEL (R55h[6:7]): Inversion selection

D7	D6	INV_SEL Function
0	0	One line inversion. (default)
0	1	Column inversion.
1	0	Dot inversion

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R57h	VGHL_ENB (0)	x	x	x	x	x	x	x

VGHL_ENB (R57h[7]): VGH/VGL charge pump control

D7	VGHL_ENB Function
0	VGH/VGL charge pump enable. (default)
1	VGH/VGL charge pump enable,for external VGH/VGL application.

*Note: don't apply external power to VGH and VGL pad when VGHL_EN=0 and VGHL_ENB=0.

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R5Ah	x	x	x	x	x	x	VGL_SEL (10)	

VGL_SEL (R5Ah[1:0]): VGL voltage level selection

VGL_SEL		VGL Voltage	
D1	D0	FBMODE=1	FBMODE=0
0	0	-4V	-8V
0	1	-5V	-9V
1	0	-6V(default)	-10V(default)
1	1	-7V	-11V

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R61h	x	x	x	x	x	x	x	FBMODE (0)

FBMODE (R61h[0]): VGH/VGL Voltage Range selection

D0	FBMODE
0	Select VGH/VGL 15/-10.V (default)
1	Select VGH/VGL 18/-6V

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R64h	VSREF_SEL (1)	x	1	1	x	x	VSREF_EN (1)	x

VSREF_EN (R64h[1]): VSREF Enable

D1	VSREF_EN
0	Discharge VSREF (default)
1	No discharge VSREF

VSREF_SEL (R64h[7]): VSREF internal voltage Selection

D7	VSREF_SEL
0	VSREF =6.2 V(default)
1	VSREF =5.0 V

Note: VSREF_SEL set to "0", when use Normal LC.

VSREF_SEL set to "1", when use Low Voltage LC.

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R65h	DC2[2] (0)	DC2[1] (0)	DC2[0] (1)	DC1[2] (0)	DC1[1] (0)	DC1[0] (0)	BSI (1)	BSI (0)

Charge Pump 2 clock frequency selection (R65h[7:5])

D7	D6	D5	Charge Pump 2 clock frequency
0	0	0	1/16 H
0	0	1	1/8H(default)
0	1	0	1/4H
0	1	1	1/2H
1	0	0	1H
1	0	1	2H
1	1	0	4H
1	1	1	8H

Charge Pump 1 clock frequency selection (R65h[4:2])

D4	D3	D2	Charge Pump 1 clock frequency
0	0	0	1/16 H(default)
0	0	1	1/8H
0	1	0	1/4H
0	1	1	1/2H
1	0	0	1H
1	0	1	2H
1	1	0	4H
1	1	1	8H

Global current ratio (R65h[1:0])

D1	D0	Globe current ratio
0	0	-20%
0	1	-10%
1	0	0%(default)
1	1	20%

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R66h	x	CP1_SEL[2] (1)	CP1_SEL[1] (1)	CP1_SEL[0] (1)	x	x	BICTRL_VCOM (1)	BICTRL_VCOM (0)

Charge Pump 1 output voltage selection (R66h[6:4])

D6	D5	D4	Charge Pump 1 output voltage
0	0	0	5.2V
0	0	1	5.4V
0	1	0	5.6V
0	1	1	5.8V
1	0	0	6.0V
1	0	1	6.2V
1	1	0	6.4V
1	1	1	6.6V(default)

VCOM pre-buffer bias selection (R66[1:0])

D1	D0	VCOM pre-buffer bias
0	0	-20%
0	1	-10%
1	0	0%(default)
1	1	20%

Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R67h	x	x	x	x	x	VGL_DIS (0)	VGH_DIS (0)	CP1_VCMP_DIS (0)

VGL_VCMP_DIS (R67h[2]):

D2	VGL_DIS Function
0	Enable Charge Pump VGL regulator comparator(default)
1	Disable Charge Pump VGL regulator comparator

VGH_VCMP_DIS (R67h[1]):

D2	VGH_DIS Function
0	Enable Charge Pump VGH regulator comparator(default)
1	Disable Charge Pump VGH regulator comparator

CP1_VCMP_DIS (R67h[0]):

D2	CP1_VCMP_DIS Function
0	Enable Charge Pump 1 regulator comparator(default)
1	Disable Charge Pump 1 regulator comparator


Register	Parameter Data							
	D7	D6	D5	D4	D3	D2	D1	D0
R6Fh	x	x	x	x	SCAN_SEL[1] (0)	SCAN_SEL[0] (0)	x	x

SCAN_SEL(R6Fh[3:2]):


D3	D2	SCAN OUTPUT
0	0	Random scan(default)
0	1	ZZ scan
1	0	Bow scan
1	1	Z scan

11. Power On/Off Sequence

11.1 Power On Sequence




11.2 Power Off Sequence



12. Internal Gamma reference voltage generator

8 gamma correction reference point: V8/V16/V32/V50/V72/V96/V110/V120 are generated within driver IC and adjustable through serial register setting. Gamma correction reference point voltage step: 25mV.



13. Input Data and Output Voltage


Output Voltage V.S.Input Data

Input Data	Output Voltage (FRP=L)	Output Voltage (FRP=H)	Input Data	Output Voltage (FRP=L)	Output Voltage (FRP=H)	Input Data	Output Voltage (FRP=L)	Output Voltage (FRP=H)
00	2.753	0.053	2B	1.266	1.628	56	0.893	2.087
01	2.570	0.242	2C	1.255	1.641	57	0.886	2.097
02	2.493	0.320	2D	1.244	1.654	58	0.878	2.107
03	2.387	0.427	2E	1.233	1.666	59	0.870	2.117
04	2.300	0.515	2F	1.227	1.674	5A	0.862	2.127
05	2.205	0.612	30	1.213	1.690	5B	0.854	2.137
06	2.144	0.675	31	1.202	1.702	5C	0.846	2.148
07	2.085	0.737	32	1.193	1.715	5D	0.837	2.157
08	2.029	0.796	33	1.183	1.727	5E	0.830	2.168
09	1.978	0.849	34	1.173	1.738	5F	0.822	2.179
0A	1.934	0.895	35	1.163	1.749	60	0.815	2.191
0B	1.891	0.942	36	1.154	1.760	61	0.807	2.202
0C	1.849	0.987	37	1.145	1.771	62	0.800	2.213
0D	1.816	1.023	38	1.136	1.782	63	0.792	2.225
0E	1.783	1.058	39	1.127	1.793	64	0.787	2.234
0F	1.753	1.091	3A	1.118	1.804	65	0.775	2.249
10	1.724	1.121	3B	1.109	1.814	66	0.767	2.261
11	1.698	1.151	3C	1.101	1.825	67	0.758	2.274
12	1.671	1.180	3D	1.092	1.836	68	0.750	2.286
13	1.646	1.205	3E	1.084	1.847	69	0.741	2.299
14	1.624	1.230	3F	1.075	1.857	6A	0.732	2.311
15	1.601	1.255	40	1.067	1.868	6B	0.724	2.327
16	1.580	1.278	41	1.058	1.877	6C	0.715	2.339
17	1.559	1.300	42	1.049	1.888	6D	0.705	2.354
18	1.538	1.322	43	1.042	1.898	6E	0.694	2.368
19	1.521	1.340	44	1.034	1.908	6F	0.683	2.383
1A	1.502	1.360	45	1.026	1.918	70	0.674	2.400
1B	1.483	1.383	46	1.018	1.928	71	0.662	2.415
1C	1.466	1.399	47	1.011	1.939	72	0.652	2.433
1D	1.450	1.417	48	1.004	1.947	73	0.639	2.449
1E	1.435	1.433	49	0.995	1.959	74	0.628	2.469
1F	1.419	1.451	4A	0.987	1.969	75	0.614	2.486
20	1.404	1.467	4B	0.979	1.978	76	0.601	2.507
21	1.389	1.482	4C	0.971	1.988	77	0.586	2.528
22	1.375	1.498	4D	0.963	1.998	78	0.568	2.552
23	1.362	1.514	4E	0.956	2.008	79	0.551	2.576
24	1.350	1.530	4F	0.948	2.018	7A	0.529	2.604
25	1.336	1.544	50	0.940	2.028	7B	0.506	2.636
26	1.324	1.558	51	0.933	2.038	7C	0.481	2.670
27	1.312	1.573	52	0.926	2.047	7D	0.451	2.714
28	1.302	1.586	53	0.917	2.056	7E	0.410	2.767
29	1.288	1.601	54	0.908	2.067	7F	0.351	2.851
2A	1.277	1.613	55	0.901	2.076			


14. Data Input Format

Serial 8-bit RGB / 8-bit Dummy RGB / YUV Mode Data format

HV Mode




DE Mode




Parallel RGB Mode Data Format


HV Mode



DE Mode



CCIR_656 Mode Data format



➤ FF 00 00 XY signals are involved with HSD, VSD and Field.

➤ XY encode following bits:

F = field select

V = indicate vertical blanking

H = 1, if EAV else 0 for SAV

P3-P0 = protection bits:

$P3 = V \oplus H$ $P2 = F \oplus H$ $P1 = F \oplus V$ $P0 = F \oplus V \oplus H$ \oplus : Represents the exclusive-OR function.

XY							
D7(MSB)	D6	D5	D4	D3	D2	D1	D0
1	F	V	H	P3	P2	P1	P0

➤ Control is provided through “End of Video” (EAV) and “Start of Video” (SAV) timing references.

➤ Horizontal blanking section consists of repeating pattern 80 10 80 10

Data Active Area

Input Format	Format Standard	CLKIN(MHz)	H	Total AREA	Active AREA
YUV	CCIR_601	fCLKIN = 27	1	1716	1440
	CCIR_656			1728	
	CCIR_601	fCLKIN = 24.54	1	1560	1280
8-bit Dummy RGB	NTSC/PAL	fCLKIN = 27	1	1560	1440
		fCLKIN = 24.54		1560	1280
8-bit RGB	NTSC	fCLKIN = 27	1	1716	960
24bit RGB	320RGB x 240	fCLKIN =6.4	1	390	320 (RGB)

(Unit:CLKIN)

CCIR656/YUV640/YUV720 to RGB Conversion Formula

$$R_n = 1.164 * [(Y_{2n-1} + Y_{2n}) / 2 - 16] + 1.596 * (Cr_n - 128)$$

$$G_n = 1.164 * [(Y_{2n-1} - 1 + Y_{2n}) / 2 - 16] - 0.813 * (Cr_n - 128) - 0.392 * (Cb_n - 128)$$

$$B_n = 1.164 * [(Y_{2n-1} + Y_{2n}) / 2 - 16] + 2.017 * (Cb_n - 128)$$

Where Y: 16~235 Cr: 16~240 Cb: 16~240

15. AC/DC Characteristics

15.1 Absolute Maximum Rating

Supply voltage, VDD:	-0.3V to 5V
Interface supply voltage, VDDIO:	-0.3V to VDD+0.3V
Input signal voltage:	-0.3V to VDDIO+0.3V
Storage temperature:	-55°C to 125°C
Operating temperature:	-20°C to 85°C

*Comments

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or under any other conditions above those indicated in the operational sections of this specification are not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended operation range

(GND=AGND=PGND= 0V, TA = -20 to 85°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Power Supply Voltage	VDD	2.7	3.3	3.6	V	

15.2 DC Electrical Characteristics

(VDD=2.7~3.6V, VDDIO=AVDD=VDD, AGND=GND=0V, TA=25°C)

• (For the digital circuit :)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
I/O Supply Voltage	VDDIO	1.65	-	VDD	V	
Low Level Input Voltage	Vil	GND	-	0.3xVDDIO	V	VDDIO = 2.7V~3.6V
		GND	-	0.2xVDDIO		VDDIO = 1.65V~2.7V
High Level Input Voltage	Vih	0.7xVDDIO	-	VDDIO	V	VDDIO = 2.7V~3.6V
		0.8xVDDIO	-	VDDIO		VDDIO = 1.65V~2.7V
Input Leakage Current	Ii	-	-	±1	uA	Digital input pins.
Pull-high/low Impedance	Rin	180k	350k	650k	Ω	VDDIO = 3.3V

• (For the analog circuit :)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Gamma supply voltage	GMA_H	-	3.0	-	V	VDD=AVDD(For Low voltage LC)
		-	4.6	-		AVDD=VINT1(For Normal LC1&LC2)
Voltage Deviation of Outputs	Vdev	-	±20	±35	m	Vo=0.1V ~ 0.5V & GMA_H-0.5 ~ GMA_H- 0.1V
			±15	±20	m	Vo=0.5V ~ GMA_H-0.5V
Dynamic Range of Output	Vdr	0.1	-	GMA_H-0.1	V	S1 ~ S480
Driving current of Source outputs	IOHS	-	-25	-	uA	Vos = GMA_H-0.2V, Vys = GMA_H-1.1V
Sinking current of Source outputs	IOLS	-	25	-	uA	Vos = 0.2V, Vys = 1.1V
Driving current of Gate outputs	IOHG	-	-200	-	uA	VGH = 15V, VGL = -10V, Vog = 15V, Vyg = 14.5V
Sinking current of Gate outputs	IOLG	-	200	-	uA	VGH = 15V, VGL = -10V, Vog = -10V, Vyg = -9.5V
Base drive current for PWM	IDRV	-	0.25	-	mA	VDD=3.3V, DRV=0.7 V
DRV output voltage for PWM	VDRV	0	-	VDD	V	
GMA_H voltage tolerance	VGMAHT	-75		+75	mV	AVDD=VDD(for Low Voltage LC)
		-150		+150	mV	AVDD=VINT1(for Normal LC1&2)
FRP DC Tolerance	VCAC	-100	-	+100	mV	VCAC value by VCOM_DC setting
FRP Low level output current	IOLF	-	5	-	mA	For VCAC = 5V, Vofrp = 0V Vyfrp = 0.9V

FRP High level output current	IOHF	-	-5	-	mA	For VCAC = 5V, Vofrp = 5V Vyfrp = 4.1V
Driving current of VCOMDC	ICDCH	-10	-	-	uA	Vycdc = VCOMDC - 1V
Sinking current of VCOMDC	ICDL	-	-	10	uA	Vycdc = VCOMDC + 1V
VCOMDC output tolerance	VDCT	-35	-	+35	mV	No loads
VGH output tolerance	VGHT1	-0.6	-	+1.0	V	CLKIN=27MHz,VSD=60Hz,HSD=15.75KHz,VGH_SEL=00b.
	VGHT2	-0.7	-	+1.1	V	CLKIN=27MHz,VSD=60Hz,HSD=15.75KHz,VGH_SEL=01b,10b and 11b..
VGL output tolerance	VGLT1	-0.6	-	+1.0	V	CLKIN=27MHz,VSD=60Hz,HSD=15.75KHz,VGL_SEL=01b,10b and 11b
	VGLT2	-0.7	-	+1.1	V	CLKIN=27MHz,VSD=60Hz,HSD=15.75KHz,VGL_SEL=00b..
Ripple of VGL	Vglrp	-150	-	50	mV	No loads, Power setting capacitors are default setting.
Stand-by Current	Ist	-	80	100	uA	STBYB="0",all function are shutdown
Operating Current	Iop	-	6.5	8	mA	No load, line inversion, @Frame rate = 60Hz

Notes:

1. Vys, Vyg is the voltage applies to source and gate output pins.
2. Vos, Vog is the output voltage of source and gate output pins.
3. Vyfrp is the voltage applies to FRP pin.
4. Vofrp is the output voltage of FRP pin.
5. Vycdc is the voltage applies to VCOMDC pin
6. VCOMDC will adjustment for Low Voltage LC or Normal LC by request,and the offset may over than 100 mV at the other mode.

15.3 AC Electrical Characteristics

(VDD=2.7~3.6V, VDDIO=AVDD=VDD, AGND=GND=0V, TA=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Time that the HSD to CLKIN	Thc	-	-	1	CLKIN	
HSD period time	Th	60	63.56	67	us	
VSD setup time	Tvst	9	-	-	ns	
VSD hold time	Tvhd	9	-	-	ns	
HSD setup time	Thst	9	-	-	ns	
HSD hold time	Thhd	9	-	-	ns	
DEN setup time	Tdest	9	-	-	ns	
DEN hold time	Tdehd	9	-	-	ns	
Data setup time	Tdsu	9	-	-	ns	DR0~DR7, DG0~DG7, DB0~DB7 to CLKIN
Data hold time	Tdhd	9	-	-	ns	DR0~DR7, DG0~DG7, DB0~DB7 to CLKIN
Time that VSD to 1 st Gate output	Tstv	1	21	31	H	@ 8-bit RGB, 8-bit Dummy RGB NTSC, and Parallel RGB, Delay by VBLK setting.
Time that CCIR_V to 1 st Gate output	Tstv	1	22	31	H	@ CCIR656 NTSC, Delay by VBLK setting.
Time that CCIR_V to 1 st Gate output	Tstv	3	24	34	H	@ 8-bit Dummy RGB & CCIR656 PAL, Delay by VBLK setting.
Source output setting time (*1)	Tst	-	-	8	us	R= 25 Kohm , C= 30 pF 10%→90%
Gate output setting time (*1)	Tstg	-	0.5	1	us	R= 3 Kohm , C= 25 pF 10%→90%
VCOM setting time (*1)	Tst,vcom	-	-	9	us	R= 200 ohm , C= 5 nF 10%→90%
Time that HSD width	Twh	1	-	-	CLKIN	

Ps. (*1) Test Condition:

When the tested signal is changed from Vo, min to Vo,max, the time that is from the start of change to the time that the swing voltage at point B is less than +/- 20 mV is called the setting time of the tested signal.

Output Timing Tables

8-bit RGB

AC Electrical Characteristics (VDD =2.7~3.6V, VDDIO=AVDD=VDD, AGND=GND=0V, TA=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
CLKIN frequency	Fclk	-	27	30	MHz	
CLKIN cycle time	Tcph	-	52	-	ns	
CLK pulse duty	Tcw	40	50	60	%	Tcph
Time that the HSD to Source output	Thso	-	3.5	-	CLKIN	
Time that the HSD to Gate output	Thgo	-	64.5	-	CLKIN	
Time that the HSD to Gate output off	Thgz	-	22.5	-	CLKIN	

8-bit Dummy RGB

AC Electrical Characteristics (VDD =2.7~3.6V, VDDIO=AVDD=VDD, AGND=GND=0V, TA=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
CLKIN frequency	Fclk	-	24.5/27	30	MHz	
CLKIN cycle time	Tcph	-	40/37	-	ns	
CLK pulse duty	Tcw	40	50	60	%	Tcph
Time that the HSD to Source output	Thso	-	3.5	-	CLKIN	
Time that the HSD to Gate output	Thgo	-	64.5	-	CLKIN	
Time that the HSD to Gate output off	Thgz	-	22.5	-	CLKIN	

YUV640 / YUV720

AC Electrical Characteristics (VDD =2.7~3.6V, VDDIO=AVDD=VDD, AGND=GND=0V, TA=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
CLKIN frequency	Fclk	-	24.5/27	30	MHz	
CLKIN cycle time	Tcph	-	40/37	-	Ns	
CLK pulse duty	Tcw	40	50	60	%	Tcph
Time that the HSD to Source output	Thso	-	3.5	-	CLKIN	
Time that the HSD to Gate output	Thgo	-	64.5	-	CLKIN	
Time that the HSD to Gate output off	Thgz	-	22.5	-	CLKIN	

CCIR 656

AC Electrical Characteristics (VDD =2.7~3.6V , VDDIO=AVDD=VDD, AGND=GND=0V, TA=25°C)


Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
CLKIN frequency	Fclk	-	27	30	MHz	
CLKIN cycle time	Tcph	33	37	-	Ns	
CLK pulse duty	Tcw	40	50	60	%	Tcph
Time that the HSD to Source output	Thso	-	3.5	-	CLKIN	
Time that the HSD to Gate output	Thgo	-	64.5	-	CLKIN	
Time that the HSD to Gate output off	Thgz	-	22.5	-	CLKIN	

Parallel RGB

AC Electrical Characteristics (VDD =2.7~3.6V, VDDIO=AVDD=VDD, AGND=GND=0V, TA=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
CLKIN frequency	Fclk	-	6.2	7.5	MHz	
CLKIN cycle time	Tcph	-	161	-	ns	
CLK pulse duty	Tcw	40	50	60	%	Tcph
Time that the HSD to Source output	Thso	-	3.5	-	CLKIN	
Time that the HSD to Gate output	Thgo	-	16.5	-	CLKIN	
Time that the HSD to Gate output off	Thgz	-	4.5	-	CLKIN	


Timing Waveform



16. Input Timing Waveform

16.1 Input Timing Chart

8-bit RGB/8-bit Dummy RGB/YUV /Parallel RGB Input Timing Chart



16.2 8-bit RGB Input Timing

Parameter	Symbol	Interface			Unit
		Min.	Typ.	Max.	
CLKIN frequency	fCLKIN	13.5	27	27.19	MHz
HSD period	tH	1024	1716	1728	CLKIN
HSD display period	tHD	960			CLKIN
HSD back porch	tHBP	50	70	255	CLKIN
HSD front porch	tHFP	14	686	718	CLKIN
HSD pulse width	tHSW	1	1	tHBP-1	CLKIN
VSD period time	tV	242.5	262.5	450.5	H
Vertical display area	tVD	240			H
VSD back porch	tVBP	Odd field	1	21	H
		Even field	1.5	31.5	
VSD front porch	tVFP	Odd field	1.5	179.5	H
		Even field	1	179	
VSD pulse width	tVSW	1CLKIN	1CLKIN	6H	
1 Frame		485	525	901	H

16.3 8-bit Dummy RGB Input Timing

8-bit Dummy RGB (320 mode/NTSC/24.535Mhz) Input Timing

Parameter	Symbol	Interface			Unit	
		Min.	Typ.	Max.		
CLKIN frequency	fCLKIN	20.45	24.535	30	MHz	
HSD period	tH	1320	1560	1907	CLKIN	
HSD display period	tHD	1280			CLKIN	
HSD back porch	tHBP	40	241	255	CLKIN	
HSD front porch	tHFP	0	39	372	CLKIN	
HSD pulse width	tHSW	1	1	200	CLKIN	
VSD period time	tV	242.5	262.5	450.5	H	
Vertical display area	tVD	240			H	
VSD back porch	Odd field	tVBP	1	21	31	H
	Even field		1.5	21.5	31.5	
VSD front porch	Odd field	tVFP	1.5	1.5	179.5	H
	Even field		1	1	179	
VSD pulse width	tVSW	1	1	200	CLKIN	
1 Frame		485	525	901	H	

8-bit Dummy RGB (320 mode/PAL/24.375Mhz) Input Timing

Parameter	Symbol	Interface			Unit	
		Min.	Typ.	Max.		
CLKIN frequency	fCLKIN	20.45	24.375	30	MHz	
HSD period	tH	1308	1560	1920	CLKIN	
HSD display period	tHD	1280			CLKIN	
HSD back porch	tHBP	3	241	255	CLKIN	
HSD front porch	tHFP	25	39	385	CLKIN	
HSD pulse width	tHSW	1	1	200	CLKIN	
VSD period time	tV	292.5	312.5	450.5	H	
Vertical display area	tVD	288			H	
VSD back porch	Odd field	tVBP	3	23	34	H
	Even field		3.5	23.5	34.5	
VSD front porch	Odd field	tVFP	1.5	1.5	128.5	H
	Even field		1	1	128	
VSD pulse width	tVSW	1	1	200	CLKIN	
1 Frame		585	625	901	H	

8-bit Dummy RGB (360 mode/NTSC/27Mhz) Input Timing

Parameter	Symbol	Interface			Unit	
		Min.	Typ.	Max.		
CLKIN frequency	fCLKIN	23	27	30	MHz	
HSD period	tH	1468	1716	1907	CLKIN	
HSD display period	tHD	1440			CLKIN	
HSD back porch	tHBP	3	241	255	CLKIN	
HSD front porch	tHFP	25	35	212	CLKIN	
HSD pulse width	tHSW	1	1	200	CLKIN	
VSD period time	tV	242.5	262.5	450.5	H	
Vertical display area	tVD	240			H	
VSD back porch	Odd field	tVBP	1	21	31	H
	Even field		1.5	21.5	31.5	
VSD front porch	Odd field	tVFP	1.5	1.5	179.5	H
	Even field		1	1	179	
VSD pulse width	tVSW	1	1	200	CLKIN	
1 Frame		485	525	901	H	

8-bit Dummy RGB (360 mode/PAL/27Mhz) Input Timing

Parameter	Symbol	Interface			Unit
		Min.	Typ.	Max.	
CLKIN frequency	fCLKIN	23	27	30	MHz
HSD period	tH	1468	1728	1920	CLKIN
HSD display period	tHD	1440			CLKIN
HSD back porch	tHBP	3	241	255	CLKIN
HSD front porch	tHFP	25	47	225	CLKIN
HSD pulse width	tHSW	1	1	200	CLKIN
VSD period time	tV	292.5	312.5	450.5	H
Vertical display area	tVD	288			H
VSD back porch	Odd field	3	23	34	H
	Even field	3.5	23.5	34.5	
VSD front porch	Odd field	1.5	1.5	128.5	H
	Even field	1	1	128	
VSD pulse width	tVSW	1	1	200	CLKIN
1 Frame		585	625	901	H

16.4 YUV720 and YUV640 Input Timing

YUV 720 mode/NTSC Input Timing

Parameter	Symbol	Interface			Unit
		Min.	Typ.	Max.	
CLKIN frequency	fCLKIN	-	27	-	MHz
HSD period	tH	-	1716	-	CLKIN
HSD display period	tHD	1440			CLKIN
HSD back porch	tHBP	-	240	-	CLKIN
HSD front porch	tHFP	-	36	-	CLKIN
HSD pulse width	tHSW	-	1	-	CLKIN
VSD period time	tV	-	262.5	-	H
Vertical display area	tVD	240			H
VSD back porch	Odd field	-	21	-	H
	Even field	-	21.5	-	
VSD front porch	Odd field	-	1.5	-	H
	Even field	-	1	-	
VSD pulse width	tVSW	-	1	-	CLKIN
1 Frame		-	525	-	H

YUV 720 mode/PAL Input Timing

Parameter	Symbol	Interface			Unit
		Min.	Typ.	Max.	
CLKIN frequency	fCLKIN	-	27	-	MHz
HSD period	tH	-	1728	-	CLKIN
HSD display period	tHD	1440			CLKIN
HSD back porch	tHBP	-	240	-	CLKIN
HSD front porch	tHFP	-	48	-	CLKIN
HSD pulse width	tHSW	-	1	-	CLKIN
VSD period time	tV	-	312.5	-	H
Vertical display area	tVD	288			H
VSD back porch	Odd field	-	24	-	H
	Even field	-	24.5	-	
VSD front porch	Odd field	-	0.5	-	H
	Even field	-	0	-	
VSD pulse width	tVSW	-	1	-	CLKIN
1 Frame		-	625	-	H

YUV 640 mode/NTSC Input Timing

Parameter	Symbol	Interface			Unit
		Min.	Typ.	Max.	
CLKIN frequency	fCLKIN	-	24.535	-	MHz
HSD period	tH	-	1560	-	CLKIN
HSD display period	tHD	1280			CLKIN
HSD back porch	tHBP	-	240	-	CLKIN
HSD front porch	tHFP	-	40	-	CLKIN
HSD pulse width	tHSW	-	1	-	CLKIN
VSD period time	tV	-	262.5	-	H
Vertical display area	tVD	240			H
VSD back porch	Odd field	-	21	-	H
	Even field	-	21.5	-	
VSD front porch	Odd field	-	1.5	-	H
	Even field	-	1	-	
VSD pulse width	tVSW	-	1	-	CLKIN
1 Frame		-	525	-	H

YUV 640 mode/PAL Input Timing


Parameter	Symbol	Interface			Unit
		Min.	Typ.	Max.	
CLKIN frequency	fCLKIN	-	24.375	-	MHz
HSD period	tH	-	1560	-	CLKIN
HSD display period	tHD	1280			CLKIN
HSD back porch	tHBP	-	240	-	CLKIN
HSD front porch	tHFP	-	40	-	CLKIN
HSD pulse width	tHSW	-	1	-	CLKIN
VSD period time	tV	-	312.5	-	H
Vertical display area	tVD	288			H
VSD back porch	Odd field	-	24	-	H
	Even field	-	24.5	-	
VSD front porch	Odd field	-	0.5	-	H
	Even field	-	0	-	
VSD pulse width	tVSW	-	1	-	CLKIN
1 Frame		-	625	-	H

16.5 Parallel RGB Input Timing

Parameter	Symbol	Interface			Unit
		Min.	Typ.	Max.	
CLKIN frequency	fCLKIN	-	6.2	7.5	MHz
HSD period	tH	-	390	-	CLKIN
HSD display period	tHD	320			CLKIN
HSD back porch	tHBP	40	61	-	CLKIN
HSD front porch	tHFP	-	9	-	CLKIN
HSD pulse width	tHSW	-	1	-	CLKIN
VSD period time	tV	-	262.5	-	H
Vertical display area	tVD	240			H
VSD back porch	Odd field	-	21	-	H
	Even field	-	21.5	-	
VSD front porch	Odd field	-	1.5	-	H
	Even field	-	1	-	
VSD pulse width	tVSW	-	1	-	CLKIN
1 Frame		-	525	-	H

16.5.1 CCIR656 Vertical Input Timing


NTSC mode



LINE NUMBER	F	V	H (EVA)	H (SVA)
1-3	1	1	1	0
4-22	0	1	1	0
23-262	0	0	1	0
263-265	0	1	1	0
266-285	1	1	1	0
286-525	1	0	1	0

	F	H	V
1	EVEN Field	EAV	BLANKING
0	ODD Field	SAV	ACTIVE VIDEO

PAL mode



LINE NUMBER	F	V	H (EVA)	H (SVA)
1-22	0	1	1	0
23-310	0	0	1	0
311-312	0	1	1	0
313-335	1	1	1	0
336-623	1	0	1	0
624-625	1	1	1	0

	F	H	V
1	EVEN Field	EAV	BLANKING
0	ODD Field	SAV	ACTIVE VIDEO

17. Pad Location

Num	Pad Name	CX	CY	Num	Pad Name	CX	CY	Num	Pad Name	CX	CY
1	SHIELDING1	-7148.5	-235	61	VDDIO	-2475	-235	121	CP4P	2025	-235
2	COM1_L	-6900	-235	62	DVDD	-2400	-235	122	CP4M	2100	-235
3	COM1_L	-6825	-235	63	DVDD	-2325	-235	123	CP4M	2175	-235
4	COM1_L	-6750	-235	64	DVDD	-2250	-235	124	CP4M	2250	-235
5	SHIELDING2	-6675	-235	65	CP1P	-2175	-235	125	CP4M	2325	-235
6	VPP_MTP	-6600	-235	66	CP1P	-2100	-235	126	CP4M	2400	-235
7	VPP_MTP	-6525	-235	67	CP1P	-2025	-235	127	VGH	2475	-235
8	VPP_MTP	-6450	-235	68	CP1P	-1950	-235	128	VGH	2550	-235
9	VPP_MTP	-6375	-235	69	CP1M	-1875	-235	129	VGH	2625	-235
10	VPP_MTP	-6300	-235	70	CP1M	-1800	-235	130	VGH	2700	-235
11	STBYB	-6225	-235	71	CP1M	-1725	-235	131	VGL	2775	-235
12	RSTB	-6150	-235	72	CP1M	-1650	-235	132	VGL	2850	-235
13	CHNSL	-6075	-235	73	CP1M	-1575	-235	133	VGL	2925	-235
14	PSEL	-6000	-235	74	CP5P	-1500	-235	134	VGL	3000	-235
15	SPENB	-5925	-235	75	CP5P	-1425	-235	135	AGND	3075	-235
16	SPDA	-5850	-235	76	CP5P	-1350	-235	136	AGND	3150	-235
17	SPCK	-5775	-235	77	CP5P	-1275	-235	137	AGND	3225	-235
18	DEN	-5700	-235	78	CP5M	-1200	-235	138	AGND	3300	-235
19	HSD	-5625	-235	79	CP5M	-1125	-235	139	SHIELDING6	3375	-235
20	VSD	-5550	-235	80	CP5M	-1050	-235	140	FRP	3450	-235
21	CLKIN	-5475	-235	81	CP5M	-975	-235	141	FRP	3525	-235
22	DB7	-5400	-235	82	CP5M	-900	-235	142	FRP	3600	-235
23	DB6	-5325	-235	83	CP2P	-825	-235	143	VCOMDC	3675	-235
24	DB5	-5250	-235	84	CP2P	-750	-235	144	VCOMDC	3750	-235
25	DB4	-5175	-235	85	CP2P	-675	-235	145	VCOMDC	3825	-235
26	DB3	-5100	-235	86	CP2P	-600	-235	146	VCOMDC	3900	-235
27	DB2	-5025	-235	87	CP2M	-525	-235	147	VCOMDC	3975	-235
28	DB1	-4950	-235	88	CP2M	-450	-235	148	VCAC	4050	-235
29	DB0	-4875	-235	89	CP2M	-375	-235	149	VCAC	4125	-235
30	DG7	-4800	-235	90	CP2M	-300	-235	150	VCAC	4200	-235
31	DG6	-4725	-235	91	CP2M	-225	-235	151	VCAC	4275	-235
32	DG5	-4650	-235	92	VINT1	-150	-235	152	VCAC	4350	-235
33	DG4	-4575	-235	93	VINT1	-75	-235	153	SHIELDING7	4425	-235
34	DG3	-4500	-235	94	VINT1	0	-235	154	DRV	4500	-235
35	DG2	-4425	-235	95	VINT1	75	-235	155	DRV	4575	-235
36	DG1	-4350	-235	96	VINT1	150	-235	156	DRV	4650	-235
37	DG0	-4275	-235	97	CP3P	225	-235	157	FB_N	4725	-235
38	DR7	-4200	-235	98	CP3P	300	-235	158	FB_N	4800	-235
39	DR6	-4125	-235	99	CP3P	375	-235	159	FB_N	4875	-235
40	DR5	-4050	-235	100	CP3P	450	-235	160	FB_N	4950	-235
41	DR4	-3975	-235	101	CP3P	525	-235	161	FB_P	5025	-235
42	DR3	-3900	-235	102	CP3M	600	-235	162	FB_P	5100	-235
43	DR2	-3825	-235	103	CP3M	675	-235	163	FB_P	5175	-235
44	DR1	-3750	-235	104	CP3M	750	-235	164	FB_P	5250	-235
45	DR0	-3675	-235	105	CP3M	825	-235	165	FB	5325	-235
46	SHIELDING3	-3600	-235	106	CP3M	900	-235	166	FB	5400	-235
47	SHIELDING4	-3525	-235	107	VINT2	975	-235	167	TEST3	5475	-235
48	SHIELDING5	-3450	-235	108	VINT2	1050	-235	168	TEST2	5550	-235
49	GND	-3375	-235	109	VINT2	1125	-235	169	TEST1	5625	-235
50	GND	-3300	-235	110	VINT2	1200	-235	170	TEST0	5700	-235
51	GND	-3225	-235	111	VINT2	1275	-235	171	T_O3	5775	-235
52	GND	-3150	-235	112	VINT3	1350	-235	172	T_O2	5850	-235
53	VDD	-3075	-235	113	VINT3	1425	-235	173	T_O1	5925	-235
54	VDD	-3000	-235	114	VINT3	1500	-235	174	T_O0	6000	-235
55	VDD	-2925	-235	115	VINT3	1575	-235	175	T_IO7	6075	-235
56	AVDD	-2850	-235	116	VINT3	1650	-235	176	T_IO6	6150	-235
57	AVDD	-2775	-235	117	CP4P	1725	-235	177	T_IO5	6225	-235
58	AVDD	-2700	-235	118	CP4P	1800	-235	178	T_IO4	6300	-235
59	VDDIO	-2625	-235	119	CP4P	1875	-235	179	T_IO3	6375	-235
60	VDDIO	-2550	-235	120	CP4P	1950	-235	180	T_IO2	6450	-235

Num	Pad Name	CX	CY	Num	Pad Name	CX	CY	Num	Pad Name	CX	CY
181	T IO1	6525	-235	241	S 48	6321	235	301	S 108	5481	235
182	T IO0	6600	-235	242	S 49	6307	115	302	S 109	5467	115
183	SHIELDING8	6675	-235	243	S 50	6293	235	303	S 110	5453	235
184	COM2_L	6750	-235	244	S 51	6279	115	304	S 111	5439	115
185	COM2_L	6825	-235	245	S 52	6265	235	305	S 112	5425	235
186	COM2_L	6900	-235	246	S 53	6251	115	306	S 113	5411	115
187	SHIELDING9	7148.5	-235	247	S 54	6237	235	307	S 114	5397	235
188	SHIELDING10	7169	235	248	S 55	6223	115	308	S 115	5383	115
189	SHIELDING11	7141	235	249	S 56	6209	235	309	S 116	5369	235
190	SHIELDING12	7113	235	250	S 57	6195	115	310	S 117	5355	115
191	SHIELDING13	7085	235	251	S 58	6181	235	311	S 118	5341	235
192	SHIELDING14	7057	235	252	S 59	6167	115	312	S 119	5327	115
193	SHIELDING15	7029	235	253	S 60	6153	235	313	S 120	5313	235
194	S 1	6979	115	254	S 61	6139	115	314	S 121	5299	115
195	S 2	6965	235	255	S 62	6125	235	315	S 122	5285	235
196	S 3	6951	115	256	S 63	6111	115	316	S 123	5271	115
197	S 4	6937	235	257	S 64	6097	235	317	S 124	5257	235
198	S 5	6923	115	258	S 65	6083	115	318	S 125	5243	115
199	S 6	6909	235	259	S 66	6069	235	319	S 126	5229	235
200	S 7	6895	115	260	S 67	6055	115	320	S 127	5215	115
201	S 8	6881	235	261	S 68	6041	235	321	S 128	5201	235
202	S 9	6867	115	262	S 69	6027	115	322	S 129	5187	115
203	S 10	6853	235	263	S 70	6013	235	323	S 130	5173	235
204	S 11	6839	115	264	S 71	5999	115	324	S 131	5159	115
205	S 12	6825	235	265	S 72	5985	235	325	S 132	5145	235
206	S 13	6811	115	266	S 73	5971	115	326	S 133	5131	115
207	S 14	6797	235	267	S 74	5957	235	327	S 134	5117	235
208	S 15	6783	115	268	S 75	5943	115	328	S 135	5103	115
209	S 16	6769	235	269	S 76	5929	235	329	S 136	5089	235
210	S 17	6755	115	270	S 77	5915	115	330	S 137	5075	115
211	S 18	6741	235	271	S 78	5901	235	331	S 138	5061	235
212	S 19	6727	115	272	S 79	5887	115	332	S 139	5047	115
213	S 20	6713	235	273	S 80	5873	235	333	S 140	5033	235
214	S 21	6699	115	274	S 81	5859	115	334	S 141	5019	115
215	S 22	6685	235	275	S 82	5845	235	335	S 142	5005	235
216	S 23	6671	115	276	S 83	5831	115	336	S 143	4991	115
217	S 24	6657	235	277	S 84	5817	235	337	S 144	4977	235
218	S 25	6643	115	278	S 85	5803	115	338	S 145	4963	115
219	S 26	6629	235	279	S 86	5789	235	339	S 146	4949	235
220	S 27	6615	115	280	S 87	5775	115	340	S 147	4935	115
221	S 28	6601	235	281	S 88	5761	235	341	S 148	4921	235
222	S 29	6587	115	282	S 89	5747	115	342	S 149	4907	115
223	S 30	6573	235	283	S 90	5733	235	343	S 150	4893	235
224	S 31	6559	115	284	S 91	5719	115	344	S 151	4879	115
225	S 32	6545	235	285	S 92	5705	235	345	S 152	4865	235
226	S 33	6531	115	286	S 93	5691	115	346	S 153	4851	115
227	S 34	6517	235	287	S 94	5677	235	347	S 154	4837	235
228	S 35	6503	115	288	S 95	5663	115	348	S 155	4823	115
229	S 36	6489	235	289	S 96	5649	235	349	S 156	4809	235
230	S 37	6475	115	290	S 97	5635	115	350	S 157	4795	115
231	S 38	6461	235	291	S 98	5621	235	351	S 158	4781	235
232	S 39	6447	115	292	S 99	5607	115	352	S 159	4767	115
233	S 40	6433	235	293	S 100	5593	235	353	S 160	4753	235
234	S 41	6419	115	294	S 101	5579	115	354	S 161	4739	115
235	S 42	6405	235	295	S 102	5565	235	355	S 162	4725	235
236	S 43	6391	115	296	S 103	5551	115	356	S 163	4711	115
237	S 44	6377	235	297	S 104	5537	235	357	S 164	4697	235
238	S 45	6363	115	298	S 105	5523	115	358	S 165	4683	115
239	S 46	6349	235	299	S 106	5509	235	359	S 166	4669	235
240	S 47	6335	115	300	S 107	5495	115	360	S 167	4655	115

Num	Pad Name	CX	CY	Num	Pad Name	CX	CY	Num	Pad Name	CX	CY
361	S_168	4641	235	421	S_228	3801	235	481	G_442	2821	235
362	S_169	4627	115	422	S_229	3787	115	482	G_441	2807	115
363	S_170	4613	235	423	S_230	3773	235	483	G_440	2793	235
364	S_171	4599	115	424	S_231	3759	115	484	G_439	2779	115
365	S_172	4585	235	425	S_232	3745	235	485	G_438	2765	235
366	S_173	4571	115	426	S_233	3731	115	486	G_437	2751	115
367	S_174	4557	235	427	S_234	3717	235	487	G_436	2737	235
368	S_175	4543	115	428	S_235	3703	115	488	G_435	2723	115
369	S_176	4529	235	429	S_236	3689	235	489	G_434	2709	235
370	S_177	4515	115	430	S_237	3675	115	490	G_433	2695	115
371	S_178	4501	235	431	S_238	3661	235	491	G_432	2681	235
372	S_179	4487	115	432	S_239	3647	115	492	G_431	2667	115
373	S_180	4473	235	433	S_240	3633	235	493	G_430	2653	235
374	S_181	4459	115	434	SHIELDING16	3605	235	494	G_429	2639	115
375	S_182	4445	235	435	SHIELDING17	3577	235	495	G_428	2625	235
376	S_183	4431	115	436	SHIELDING18	3549	235	496	G_427	2611	115
377	S_184	4417	235	437	COM2_R	3521	235	497	G_426	2597	235
378	S_185	4403	115	438	COM2_R	3493	235	498	G_425	2583	115
379	S_186	4389	235	439	COM2_R	3465	235	499	G_424	2569	235
380	S_187	4375	115	440	SHIELDING19	3437	235	500	G_423	2555	115
381	S_188	4361	235	441	SHIELDING20	3409	235	501	G_422	2541	235
382	S_189	4347	115	442	SHIELDING21	3381	235	502	G_421	2527	115
383	S_190	4333	235	443	G_480	3353	235	503	G_420	2513	235
384	S_191	4319	115	444	G_479	3339	115	504	G_419	2499	115
385	S_192	4305	235	445	G_478	3325	235	505	G_418	2485	235
386	S_193	4291	115	446	G_477	3311	115	506	G_417	2471	115
387	S_194	4277	235	447	G_476	3297	235	507	G_416	2457	235
388	S_195	4263	115	448	G_475	3283	115	508	G_415	2443	115
389	S_196	4249	235	449	G_474	3269	235	509	G_414	2429	235
390	S_197	4235	115	450	G_473	3255	115	510	G_413	2415	115
391	S_198	4221	235	451	G_472	3241	235	511	G_412	2401	235
392	S_199	4207	115	452	G_471	3227	115	512	G_411	2387	115
393	S_200	4193	235	453	G_470	3213	235	513	G_410	2373	235
394	S_201	4179	115	454	G_469	3199	115	514	G_409	2359	115
395	S_202	4165	235	455	G_468	3185	235	515	G_408	2345	235
396	S_203	4151	115	456	G_467	3171	115	516	G_407	2331	115
397	S_204	4137	235	457	G_466	3157	235	517	G_406	2317	235
398	S_205	4123	115	458	G_465	3143	115	518	G_405	2303	115
399	S_206	4109	235	459	G_464	3129	235	519	G_404	2289	235
400	S_207	4095	115	460	G_463	3115	115	520	G_403	2275	115
401	S_208	4081	235	461	G_462	3101	235	521	G_402	2261	235
402	S_209	4067	115	462	G_461	3087	115	522	G_401	2247	115
403	S_210	4053	235	463	G_460	3073	235	523	G_400	2233	235
404	S_211	4039	115	464	G_459	3059	115	524	G_399	2219	115
405	S_212	4025	235	465	G_458	3045	235	525	G_398	2205	235
406	S_213	4011	115	466	G_457	3031	115	526	G_397	2191	115
407	S_214	3997	235	467	G_456	3017	235	527	G_396	2177	235
408	S_215	3983	115	468	G_455	3003	115	528	G_395	2163	115
409	S_216	3969	235	469	G_454	2989	235	529	G_394	2149	235
410	S_217	3955	115	470	G_453	2975	115	530	G_393	2135	115
411	S_218	3941	235	471	G_452	2961	235	531	G_392	2121	235
412	S_219	3927	115	472	G_451	2947	115	532	G_391	2107	115
413	S_220	3913	235	473	G_450	2933	235	533	G_390	2093	235
414	S_221	3899	115	474	G_449	2919	115	534	G_389	2079	115
415	S_222	3885	235	475	G_448	2905	235	535	G_388	2065	235
416	S_223	3871	115	476	G_447	2891	115	536	G_387	2051	115
417	S_224	3857	235	477	G_446	2877	235	537	G_386	2037	235
418	S_225	3843	115	478	G_445	2863	115	538	G_385	2023	115
419	S_226	3829	235	479	G_444	2849	235	539	G_384	2009	235
420	S_227	3815	115	480	G_443	2835	115	540	G_383	1995	115

Num	Pad Name	CX	CY	Num	Pad Name	CX	CY	Num	Pad Name	CX	CY
541	G_382	1981	235	601	G_322	1141	235	661	G_262	301	235
542	G_381	1967	115	602	G_321	1127	115	662	G_261	287	115
543	G_380	1953	235	603	G_320	1113	235	663	G_260	273	235
544	G_379	1939	115	604	G_319	1099	115	664	G_259	259	115
545	G_378	1925	235	605	G_318	1085	235	665	G_258	245	235
546	G_377	1911	115	606	G_317	1071	115	666	G_257	231	115
547	G_376	1897	235	607	G_316	1057	235	667	G_256	217	235
548	G_375	1883	115	608	G_315	1043	115	668	G_255	203	115
549	G_374	1869	235	609	G_314	1029	235	669	G_254	189	235
550	G_373	1855	115	610	G_313	1015	115	670	G_253	175	115
551	G_372	1841	235	611	G_312	1001	235	671	G_252	161	235
552	G_371	1827	115	612	G_311	987	115	672	G_251	147	115
553	G_370	1813	235	613	G_310	973	235	673	G_250	133	235
554	G_369	1799	115	614	G_309	959	115	674	G_249	119	115
555	G_368	1785	235	615	G_308	945	235	675	G_248	105	235
556	G_367	1771	115	616	G_307	931	115	676	G_247	91	115
557	G_366	1757	235	617	G_306	917	235	677	G_246	77	235
558	G_365	1743	115	618	G_305	903	115	678	G_245	63	115
559	G_364	1729	235	619	G_304	889	235	679	G_244	49	235
560	G_363	1715	115	620	G_303	875	115	680	G_243	35	115
561	G_362	1701	235	621	G_302	861	235	681	G_242	21	235
562	G_361	1687	115	622	G_301	847	115	682	G_241	7	115
563	G_360	1673	235	623	G_300	833	235	683	G_240	-7	235
564	G_359	1659	115	624	G_299	819	115	684	G_239	-21	115
565	G_358	1645	235	625	G_298	805	235	685	G_238	-35	235
566	G_357	1631	115	626	G_297	791	115	686	G_237	-49	115
567	G_356	1617	235	627	G_296	777	235	687	G_236	-63	235
568	G_355	1603	115	628	G_295	763	115	688	G_235	-77	115
569	G_354	1589	235	629	G_294	749	235	689	G_234	-91	235
570	G_353	1575	115	630	G_293	735	115	690	G_233	-105	115
571	G_352	1561	235	631	G_292	721	235	691	G_232	-119	235
572	G_351	1547	115	632	G_291	707	115	692	G_231	-133	115
573	G_350	1533	235	633	G_290	693	235	693	G_230	-147	235
574	G_349	1519	115	634	G_289	679	115	694	G_229	-161	115
575	G_348	1505	235	635	G_288	665	235	695	G_228	-175	235
576	G_347	1491	115	636	G_287	651	115	696	G_227	-189	115
577	G_346	1477	235	637	G_286	637	235	697	G_226	-203	235
578	G_345	1463	115	638	G_285	623	115	698	G_225	-217	115
579	G_344	1449	235	639	G_284	609	235	699	G_224	-231	235
580	G_343	1435	115	640	G_283	595	115	700	G_223	-245	115
581	G_342	1421	235	641	G_282	581	235	701	G_222	-259	235
582	G_341	1407	115	642	G_281	567	115	702	G_221	-273	115
583	G_340	1393	235	643	G_280	553	235	703	G_220	-287	235
584	G_339	1379	115	644	G_279	539	115	704	G_219	-301	115
585	G_338	1365	235	645	G_278	525	235	705	G_218	-315	235
586	G_337	1351	115	646	G_277	511	115	706	G_217	-329	115
587	G_336	1337	235	647	G_276	497	235	707	G_216	-343	235
588	G_335	1323	115	648	G_275	483	115	708	G_215	-357	115
589	G_334	1309	235	649	G_274	469	235	709	G_214	-371	235
590	G_333	1295	115	650	G_273	455	115	710	G_213	-385	115
591	G_332	1281	235	651	G_272	441	235	711	G_212	-399	235
592	G_331	1267	115	652	G_271	427	115	712	G_211	-413	115
593	G_330	1253	235	653	G_270	413	235	713	G_210	-427	235
594	G_329	1239	115	654	G_269	399	115	714	G_209	-441	115
595	G_328	1225	235	655	G_268	385	235	715	G_208	-455	235
596	G_327	1211	115	656	G_267	371	115	716	G_207	-469	115
597	G_326	1197	235	657	G_266	357	235	717	G_206	-483	235
598	G_325	1183	115	658	G_265	343	115	718	G_205	-497	115
599	G_324	1169	235	659	G_264	329	235	719	G_204	-511	235
600	G_323	1155	115	660	G_263	315	115	720	G_203	-525	115


Num	Pad Name	CX	CY	Num	Pad Name	CX	CY	Num	Pad Name	CX	CY
721	G_202	-539	235	781	G_142	-1379	235	841	G_82	-2219	235
722	G_201	-553	115	782	G_141	-1393	115	842	G_81	-2233	115
723	G_200	-567	235	783	G_140	-1407	235	843	G_80	-2247	235
724	G_199	-581	115	784	G_139	-1421	115	844	G_79	-2261	115
725	G_198	-595	235	785	G_138	-1435	235	845	G_78	-2275	235
726	G_197	-609	115	786	G_137	-1449	115	846	G_77	-2289	115
727	G_196	-623	235	787	G_136	-1463	235	847	G_76	-2303	235
728	G_195	-637	115	788	G_135	-1477	115	848	G_75	-2317	115
729	G_194	-651	235	789	G_134	-1491	235	849	G_74	-2331	235
730	G_193	-665	115	790	G_133	-1505	115	850	G_73	-2345	115
731	G_192	-679	235	791	G_132	-1519	235	851	G_72	-2359	235
732	G_191	-693	115	792	G_131	-1533	115	852	G_71	-2373	115
733	G_190	-707	235	793	G_130	-1547	235	853	G_70	-2387	235
734	G_189	-721	115	794	G_129	-1561	115	854	G_69	-2401	115
735	G_188	-735	235	795	G_128	-1575	235	855	G_68	-2415	235
736	G_187	-749	115	796	G_127	-1589	115	856	G_67	-2429	115
737	G_186	-763	235	797	G_126	-1603	235	857	G_66	-2443	235
738	G_185	-777	115	798	G_125	-1617	115	858	G_65	-2457	115
739	G_184	-791	235	799	G_124	-1631	235	859	G_64	-2471	235
740	G_183	-805	115	800	G_123	-1645	115	860	G_63	-2485	115
741	G_182	-819	235	801	G_122	-1659	235	861	G_62	-2499	235
742	G_181	-833	115	802	G_121	-1673	115	862	G_61	-2513	115
743	G_180	-847	235	803	G_120	-1687	235	863	G_60	-2527	235
744	G_179	-861	115	804	G_119	-1701	115	864	G_59	-2541	115
745	G_178	-875	235	805	G_118	-1715	235	865	G_58	-2555	235
746	G_177	-889	115	806	G_117	-1729	115	866	G_57	-2569	115
747	G_176	-903	235	807	G_116	-1743	235	867	G_56	-2583	235
748	G_175	-917	115	808	G_115	-1757	115	868	G_55	-2597	115
749	G_174	-931	235	809	G_114	-1771	235	869	G_54	-2611	235
750	G_173	-945	115	810	G_113	-1785	115	870	G_53	-2625	115
751	G_172	-959	235	811	G_112	-1799	235	871	G_52	-2639	235
752	G_171	-973	115	812	G_111	-1813	115	872	G_51	-2653	115
753	G_170	-987	235	813	G_110	-1827	235	873	G_50	-2667	235
754	G_169	-1001	115	814	G_109	-1841	115	874	G_49	-2681	115
755	G_168	-1015	235	815	G_108	-1855	235	875	G_48	-2695	235
756	G_167	-1029	115	816	G_107	-1869	115	876	G_47	-2709	115
757	G_166	-1043	235	817	G_106	-1883	235	877	G_46	-2723	235
758	G_165	-1057	115	818	G_105	-1897	115	878	G_45	-2737	115
759	G_164	-1071	235	819	G_104	-1911	235	879	G_44	-2751	235
760	G_163	-1085	115	820	G_103	-1925	115	880	G_43	-2765	115
761	G_162	-1099	235	821	G_102	-1939	235	881	G_42	-2779	235
762	G_161	-1113	115	822	G_101	-1953	115	882	G_41	-2793	115
763	G_160	-1127	235	823	G_100	-1967	235	883	G_40	-2807	235
764	G_159	-1141	115	824	G_99	-1981	115	884	G_39	-2821	115
765	G_158	-1155	235	825	G_98	-1995	235	885	G_38	-2835	235
766	G_157	-1169	115	826	G_97	-2009	115	886	G_37	-2849	115
767	G_156	-1183	235	827	G_96	-2023	235	887	G_36	-2863	235
768	G_155	-1197	115	828	G_95	-2037	115	888	G_35	-2877	115
769	G_154	-1211	235	829	G_94	-2051	235	889	G_34	-2891	235
770	G_153	-1225	115	830	G_93	-2065	115	890	G_33	-2905	115
771	G_152	-1239	235	831	G_92	-2079	235	891	G_32	-2919	235
772	G_151	-1253	115	832	G_91	-2093	115	892	G_31	-2933	115
773	G_150	-1267	235	833	G_90	-2107	235	893	G_30	-2947	235
774	G_149	-1281	115	834	G_89	-2121	115	894	G_29	-2961	115
775	G_148	-1295	235	835	G_88	-2135	235	895	G_28	-2975	235
776	G_147	-1309	115	836	G_87	-2149	115	896	G_27	-2989	115
777	G_146	-1323	235	837	G_86	-2163	235	897	G_26	-3003	235
778	G_145	-1337	115	838	G_85	-2177	115	898	G_25	-3017	115
779	G_144	-1351	235	839	G_84	-2191	235	899	G_24	-3031	235
780	G_143	-1365	115	840	G_83	-2205	115	900	G_23	-3045	115


Num	Pad Name	CX	CY	Num	Pad Name	CX	CY	Num	Pad Name	CX	CY
901	G 22	-3059	235	961	S 451	-4039	115	1021	S 391	-4879	115
902	G 21	-3073	115	962	S 450	-4053	235	1022	S 390	-4893	235
903	G 20	-3087	235	963	S 449	-4067	115	1023	S 389	-4907	115
904	G 19	-3101	115	964	S 448	-4081	235	1024	S 388	-4921	235
905	G 18	-3115	235	965	S 447	-4095	115	1025	S 387	-4935	115
906	G 17	-3129	115	966	S 446	-4109	235	1026	S 386	-4949	235
907	G 16	-3143	235	967	S 445	-4123	115	1027	S 385	-4963	115
908	G 15	-3157	115	968	S 444	-4137	235	1028	S 384	-4977	235
909	G 14	-3171	235	969	S 443	-4151	115	1029	S 383	-4991	115
910	G 13	-3185	115	970	S 442	-4165	235	1030	S 382	-5005	235
911	G 12	-3199	235	971	S 441	-4179	115	1031	S 381	-5019	115
912	G 11	-3213	115	972	S 440	-4193	235	1032	S 380	-5033	235
913	G 10	-3227	235	973	S 439	-4207	115	1033	S 379	-5047	115
914	G 9	-3241	115	974	S 438	-4221	235	1034	S 378	-5061	235
915	G 8	-3255	235	975	S 437	-4235	115	1035	S 377	-5075	115
916	G 7	-3269	115	976	S 436	-4249	235	1036	S 376	-5089	235
917	G 6	-3283	235	977	S 435	-4263	115	1037	S 375	-5103	115
918	G 5	-3297	115	978	S 434	-4277	235	1038	S 374	-5117	235
919	G 4	-3311	235	979	S 433	-4291	115	1039	S 373	-5131	115
920	G 3	-3325	115	980	S 432	-4305	235	1040	S 372	-5145	235
921	G 2	-3339	235	981	S 431	-4319	115	1041	S 371	-5159	115
922	G 1	-3353	115	982	S 430	-4333	235	1042	S 370	-5173	235
923	SHIELDING22	-3381	235	983	S 429	-4347	115	1043	S 369	-5187	115
924	SHIELDING23	-3409	235	984	S 428	-4361	235	1044	S 368	-5201	235
925	SHIELDING24	-3437	235	985	S 427	-4375	115	1045	S 367	-5215	115
926	COM1_R	-3465	235	986	S 426	-4389	235	1046	S 366	-5229	235
927	COM1_R	-3493	235	987	S 425	-4403	115	1047	S 365	-5243	115
928	COM1_R	-3521	235	988	S 424	-4417	235	1048	S 364	-5257	235
929	SHIELDING25	-3549	235	989	S 423	-4431	115	1049	S 363	-5271	115
930	SHIELDING26	-3577	235	990	S 422	-4445	235	1050	S 362	-5285	235
931	SHIELDING27	-3605	235	991	S 421	-4459	115	1051	S 361	-5299	115
932	S 480	-3633	235	992	S 420	-4473	235	1052	S 360	-5313	235
933	S 479	-3647	115	993	S 419	-4487	115	1053	S 359	-5327	115
934	S 478	-3661	235	994	S 418	-4501	235	1054	S 358	-5341	235
935	S 477	-3675	115	995	S 417	-4515	115	1055	S 357	-5355	115
936	S 476	-3689	235	996	S 416	-4529	235	1056	S 356	-5369	235
937	S 475	-3703	115	997	S 415	-4543	115	1057	S 355	-5383	115
938	S 474	-3717	235	998	S 414	-4557	235	1058	S 354	-5397	235
939	S 473	-3731	115	999	S 413	-4571	115	1059	S 353	-5411	115
940	S 472	-3745	235	1000	S 412	-4585	235	1060	S 352	-5425	235
941	S 471	-3759	115	1001	S 411	-4599	115	1061	S 351	-5439	115
942	S 470	-3773	235	1002	S 410	-4613	235	1062	S 350	-5453	235
943	S 469	-3787	115	1003	S 409	-4627	115	1063	S 349	-5467	115
944	S 468	-3801	235	1004	S 408	-4641	235	1064	S 348	-5481	235
945	S 467	-3815	115	1005	S 407	-4655	115	1065	S 347	-5495	115
946	S 466	-3829	235	1006	S 406	-4669	235	1066	S 346	-5509	235
947	S 465	-3843	115	1007	S 405	-4683	115	1067	S 345	-5523	115
948	S 464	-3857	235	1008	S 404	-4697	235	1068	S 344	-5537	235
949	S 463	-3871	115	1009	S 403	-4711	115	1069	S 343	-5551	115
950	S 462	-3885	235	1010	S 402	-4725	235	1070	S 342	-5565	235
951	S 461	-3899	115	1011	S 401	-4739	115	1071	S 341	-5579	115
952	S 460	-3913	235	1012	S 400	-4753	235	1072	S 340	-5593	235
953	S 459	-3927	115	1013	S 399	-4767	115	1073	S 339	-5607	115
954	S 458	-3941	235	1014	S 398	-4781	235	1074	S 338	-5621	235
955	S 457	-3955	115	1015	S 397	-4795	115	1075	S 337	-5635	115
956	S 456	-3969	235	1016	S 396	-4809	235	1076	S 336	-5649	235
957	S 455	-3983	115	1017	S 395	-4823	115	1077	S 335	-5663	115
958	S 454	-3997	235	1018	S 394	-4837	235	1078	S 334	-5677	235
959	S 453	-4011	115	1019	S 393	-4851	115	1079	S 333	-5691	115
960	S 452	-4025	235	1020	S 392	-4865	235	1080	S 332	-5705	235

Num	Pad Name	CX	CY
1081	S_331	-5719	115
1082	S_330	-5733	235
1083	S_329	-5747	115
1084	S_328	-5761	235
1085	S_327	-5775	115
1086	S_326	-5789	235
1087	S_325	-5803	115
1088	S_324	-5817	235
1089	S_323	-5831	115
1090	S_322	-5845	235
1091	S_321	-5859	115
1092	S_320	-5873	235
1093	S_319	-5887	115
1094	S_318	-5901	235
1095	S_317	-5915	115
1096	S_316	-5929	235
1097	S_315	-5943	115
1098	S_314	-5957	235
1099	S_313	-5971	115
1100	S_312	-5985	235
1101	S_311	-5999	115
1102	S_310	-6013	235
1103	S_309	-6027	115
1104	S_308	-6041	235
1105	S_307	-6055	115
1106	S_306	-6069	235
1107	S_305	-6083	115
1108	S_304	-6097	235
1109	S_303	-6111	115
1110	S_302	-6125	235
1111	S_301	-6139	115
1112	S_300	-6153	235
1113	S_299	-6167	115
1114	S_298	-6181	235
1115	S_297	-6195	115
1116	S_296	-6209	235
1117	S_295	-6223	115
1118	S_294	-6237	235
1119	S_293	-6251	115
1120	S_292	-6265	235
1121	S_291	-6279	115
1122	S_290	-6293	235
1123	S_289	-6307	115
1124	S_288	-6321	235
1125	S_287	-6335	115
1126	S_286	-6349	235
1127	S_285	-6363	115
1128	S_284	-6377	235
1129	S_283	-6391	115
1130	S_282	-6405	235
1131	S_281	-6419	115
1132	S_280	-6433	235
1133	S_279	-6447	115
1134	S_278	-6461	235
1135	S_277	-6475	115
1136	S_276	-6489	235
1137	S_275	-6503	115
1138	S_274	-6517	235
1139	S_273	-6531	115
1140	S_272	-6545	235

Num	Pad Name	CX	CY
1141	S_271	-6559	115
1142	S_270	-6573	235
1143	S_269	-6587	115
1144	S_268	-6601	235
1145	S_267	-6615	115
1146	S_266	-6629	235
1147	S_265	-6643	115
1148	S_264	-6657	235
1149	S_263	-6671	115
1150	S_262	-6685	235
1151	S_261	-6699	115
1152	S_260	-6713	235
1153	S_259	-6727	115
1154	S_258	-6741	235
1155	S_257	-6755	115
1156	S_256	-6769	235
1157	S_255	-6783	115
1158	S_254	-6797	235
1159	S_253	-6811	115
1160	S_252	-6825	235
1161	S_251	-6839	115
1162	S_250	-6853	235
1163	S_249	-6867	115
1164	S_248	-6881	235
1165	S_247	-6895	115
1166	S_246	-6909	235
1167	S_245	-6923	115
1168	S_244	-6937	235
1169	S_243	-6951	115
1170	S_242	-6965	235
1171	S_241	-6979	115
1172	SHIELDING28	-7029	235
1173	SHIELDING29	-7057	235
1174	SHIELDING30	-7085	235
1175	SHIELDING31	-7113	235
1176	SHIELDING32	-7141	235
1177	SHIELDING33	-7169	235

18. Bump Mask Information





Symbol	Dimension(um)
A	14
A1	28
A2	100
A3	20
B	50
B1	250

Symbol	Dimension(um)
C	55
C1	75
C2	100
C3	39.25
C4	39.25
D1	14470
D2	670
D3	570
D4	59
D5	50

Revision History

Version No.	Date	Page	Description
0.01	2010/02/05	All	New Create
0.02	2010/3/30	14.17.28.29	Page 14 Adjust FB mode. Page 17: Adjust 8-bit RGB can not use the item. Page 27: Adjust VGH table. Page 27: Adjust VGL table. Page 28: Add FBMODE table.
0.03	2010/5/27	37.41.42	Page37: Audjust setup/hold time 9. Page41; 42: Adjust HSD period data.
0.04	2010/7/8	29.30.31	Page 29.30.31: Add 65h:66h:67h;6Fh register.
0.05	2010/7/23	07,16,27,29,30,35	Page 07 wire resistor format modify Page 16 VCAC default change. Page 27 Add gamma rgister R3Ch Page 29 Add Dot inversion Page 30 Add Register R61h;R64h description. Page 35 data format change.