



---

# HT32F0008

## Datasheet

**32-Bit Arm® Cortex®-M0+ Microcontroller,  
up to 64 KB Flash and 16 KB SRAM with AES-128,  
PDMA, DIV, USART, UART, SPI, I<sup>2</sup>C, GPTM,  
BFTM, PWM, CRC, RTC, WDT and USB2.0 FS**

Revision: V1.50 Date: August 26, 2025

[www.holtek.com](http://www.holtek.com)

# 1 General Description

The Holtek HT32F0008 device is a high performance, low power consumption 32-bit microcontroller based around an Arm® Cortex®-M0+ processor core. The Cortex®-M0+ is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer, and including advanced debug support.

The device operates at a frequency of up to 60 MHz with a Flash accelerator to obtain maximum efficiency. It provides up to 64 KB of embedded Flash memory for code/data storage and 16 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as PDMA, AES-128, DIV, I<sup>2</sup>C, USART, UART, SPI, GPTM, PWM, CRC-16/32, RTC, WDT, USB 2.0 FS, SW-DP (Serial Wire Debug Port), etc., are also implemented in the device. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features ensure that the device is suitable for use in a wide range of applications, especially in areas such as Data Bridges, sensor hubs and so on.

**arm** CORTEX

## 2 Features

### Core

- 32-bit Arm® Cortex®-M0+ processor core
- Up to 60 MHz operating frequency
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M0+ processor is a very low gate count, highly energy efficient processor that is intended for microcontroller and deeply embedded applications that require an area optimized, low-power processor. The processor is based on the ARMv6-M architecture and supports Thumb® instruction sets; single-cycle I/O port; hardware multiplier and low latency interrupt respond time.

### On-chip Memory

- 64 KB on-chip Flash memory for instruction/data and options storage
- 16 KB on-chip SRAM
- Supports multiple boot modes

The Arm® Cortex®-M0+ processor accesses and debug accesses share the single external interface to external AHB peripheral. The processor accesses take priority over debug accesses. The maximum address range of the Cortex®-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M0+ processor to reduce the software complexity of repeated implementation by different device vendors. However, some regions are used by the Arm® Cortex®-M0+ system peripherals. Refer to the Arm® Cortex®-M0+ Technical Reference Manual for more information. Figure 2 shows the memory map of the HT32F0008 device, including code, SRAM, peripheral, and other pre-defined regions.

### Flash Memory Controller – FMC

- Flash accelerator for maximum efficiency
- 32-bit word programming with In System Programming Interface (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions and pre-fetch buffer for the embedded on-chip Flash Memory. Since the access speed of the Flash Memory is slower than the CPU, a wide access interface with a pre-fetch buffer and cache are provided for the Flash Memory in order to reduce the CPU waiting time which will cause CPU instruction execution delays. Flash Memory word program/page erase functions are also provided.

## Reset Control Unit – RSTCU

- Supply supervisor
  - Power On Reset / Power Down Reset – POR/PDR
  - Brown-out Detector – BOD
  - Programmable Low Voltage Detector – LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller. The resets can be triggered by an external signal, internal events and the reset generators.

## Clock Control Unit – CKCU

- External 4 to 16 MHz crystal oscillator
- External 32,768 Hz crystal oscillator
- Internal 8 MHz RC oscillator trimmed to  $\pm 2\%$  accuracy at 3.3 V operating voltage and 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Integrated system clock PLL and USB PLL
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control Unit, CKCU, provides a range of oscillator and clock functions. These include a High Speed Internal RC oscillator (HSI), a High Speed External crystal oscillator (HSE), a Low Speed Internal RC oscillator (LSI), a Low Speed External crystal oscillator (LSE), a Phase Lock Loop (PLL), a HSE clock monitor, clock prescalers, clock multiplexers, APB clock divider and gating circuitry. The AHB, APB and Cortex®-M0+ clocks are derived from the system clock (CK\_SYS) which can come from the HSI, HSE or PLL. The Watchdog Timer and Real Time Clock (RTC) use either the LSI or LSE as their clock source.

## Power Management – PWRCU

- Single  $V_{DD}$  power supply: 1.65 V to 3.6 V
- Integrated 1.5 V LDO regulator for MCU core, peripherals and memories power supply
- $V_{DD}$  power supply for RTC
- Two power domains:  $V_{DD}$ ,  $V_{CORE}$
- Four power saving modes: Sleep, Deep-Sleep1, Deep-Sleep2, Power-Down

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in the device provides many types of power saving modes such as Sleep, Deep-Sleep1, Deep-Sleep2 and Power-Down mode. These operating modes reduce the power consumption and allow the application to achieve the best trade-off between the conflicting demands of CPU operating time, speed and power consumption.

## External Interrupt/Event Controller – EXTI

- Up to 16 EXTI lines with configurable trigger source and type
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge, or both edge
- Individual interrupt enable, wakeup enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate a wake-up event or interrupt requests independently. Each EXTI line can also be masked independently.

## I/O Ports – GPIO

- Up to 42 GPIOs
- Port A, B, C, F are mapped as 16 external interrupts – EXTI
- Almost all I/O pins have a configurable output driving current

There are up to 42 General Purpose I/O pins, GPIO, named from PA0 ~ PA15 to PC0 ~ PC7 and PF0 ~ PF1 for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximize flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.

## General-Purpose Timer – GPTM

- 16-bit up, down, up/down auto-reload counter
- 16-bit programmable prescaler allowing counter clock frequency division by any factor between 1 and 65536
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output
- Encoder interface controller with two inputs using quadrature decoder

The General Purpose Timer consists of one 16-bit up/down-counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter Reload Register (CRR) and several control/status registers. They can be used for a variety of purposes including general time measurement, input signal pulse width measurement, output waveform generation such as single pulse generation, or PWM output generation. The GPTM supports an Encoder Interface using a decoder with two inputs.

## Pulse-Width-Modulation Timer – PWM

- 16-bit up and auto-reload counter
- Up to 4 independent channels for each timer
- 16-bit programmable prescaler allowing counter clock frequency division by any factor between 1 and 65536
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output

The Pulse Width Modulator consists of one 16-bit up/down-counter, four 16-bit Compare Registers (CRs), one 16-bit Counter-Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer and output waveform generation such as single pulse generation or PWM output.

## Basic Function Timer – BFTM

- 32-bit compare/match count-up counter – no I/O control
- One shot mode – counter stops counting when compare match occurs
- Repetitive mode – counter restarts when compare match occurs

The Basic Function Timer is a simple count-up 32-bit counter designed to measure time intervals and generate a one shot or repetitive interrupts. The BFTM operates in two functional modes, repetitive or one shot mode. In the repetitive mode the BFTM restarts the counter when a compare match event occurs. The BFTM also supports a one shot mode which forces the counter to stop counting when a compare match event occurs.

## Watchdog Timer – WDT

- 12-bit down counter with 3-bit prescaler
- Reset event for the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuit that can be used to detect system failures due to software malfunctions. It includes a 12-bit count-down counter, a prescaler, a WDT delta value register, WDT operation control circuitry and a WDT protection mechanism. If the software does not reload the counter value before a Watchdog Timer underflow occurs, a reset will be generated when the counter underflows. In addition, a reset is also generated if the software reloads the counter when the counter value is greater than the WDT delta value. This means the counter must be reloaded within a limited timing window using a specific method. The Watchdog Timer counter can be stopped while the processor is in the debug mode. There is a register write protect function which can be enabled to prevent it from changing the Watchdog Timer configuration unexpectedly.

## Real Time Clock – RTC

- 24-bit up-counter with a programmable prescaler
- Alarm function
- Interrupt and Wake-up event

The Real Time Clock, RTC, includes an APB interface, a 24-bit count-up counter, a control register, a prescaler, a compare register and a status register. Most of the RTC circuits are located in the Backup Domain except for the APB interface. The APB interface is located in the  $V_{CORE}$  power domain. Therefore, it is necessary to be isolated from the ISO signal that comes from the power control unit when the  $V_{CORE}$  power domain is powered off, that is when the device enters the Power-Down mode. The RTC counter is used as a wake-up timer to generate a system resume signal from the Power-Down mode.

## Inter-integrated Circuit – I<sup>2</sup>C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Provide an arbitration function and clock synchronization
- Supports 7-bit and 10-bit addressing modes and general call addressing
- Supports slave multi-addressing mode with maskable address

The I<sup>2</sup>C is an internal circuit allowing communication with an external I<sup>2</sup>C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line, SDA, and a serial clock line, SCL. The I<sup>2</sup>C module provides three data transfer rates: (1) 100 kHz in the Standard mode, (2) 400 kHz in the Fast mode and (3) 1 MHz in the Fast plus mode. The SCL period generation register is used to setup different kinds of duty cycle implementations for the SCL pulse.

The SDA line which is connected directly to the I<sup>2</sup>C bus is a bi-directional data line between the master and slave devices and is used for data transmission and reception. The I<sup>2</sup>C also has an arbitration detect function and clock synchronization to prevent situations where more than one master attempts to transmit data to the I<sup>2</sup>C bus at the same time.

## Serial Peripheral Interface – SPI

- Supports both master and slave mode
- Frequency of up to ( $f_{PCLK}/2$ ) MHz for the master mode and ( $f_{PCLK}/3$ ) MHz for the slave mode
- FIFO Depth: 8 levels
- Multi-master and multi-slave operation

The Serial Peripheral Interface, SPI, provides an SPI protocol data transmit and receive function in both master and slave mode. The SPI interface uses 4 pins, which are the serial data input and output lines MISO and MOSI, the clock line, SCK, and the slave select line, SEL. One SPI device acts as a master device which controls the data flow using the SEL and SCK signals to indicate the start of data communication and the data sampling rate. To receive a data byte, the streamed data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data transmission is carried out in a similar way but in a reverse sequence. The mode fault detection provides a capability for multi-master applications.

## Universal Synchronous Asynchronous Receiver Transmitter – USART

- Supports both asynchronous and clocked synchronous serial communication modes
- Programmable baud rate clock frequency up to ( $f_{PCLK}/16$ ) MHz for asynchronous mode and ( $f_{PCLK}/8$ ) MHz for synchronous mode
- Full duplex communication
- Fully programmable serial communication characteristics including:
  - Word length: 7, 8, or 9-bit character
  - Parity: Even, odd, or no-parity bit generation and detection
  - Stop bit: 1 or 2 stop bit generation
  - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun, and frame error
- Auto hardware flow control mode – RTS, CTS
- IrDA SIR encoder and decoder
- RS485 mode with output enable control
- FIFO Depth: 8-Level for both receiver and transmitter

The Universal Synchronous Asynchronous Receiver Transceiver, USART, provides a flexible full duplex data exchange using synchronous or asynchronous data transfer. The USART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The USART peripheral function supports four types of interrupt including Line Status Interrupt, Transmitter FIFO Empty Interrupt, Receiver Threshold Level Reaching Interrupt and Time Out Interrupt. The USART module includes an 8-level transmitter FIFO, (TX\_FIFO) and an 8-level receiver FIFO (RX\_FIFO). The software can detect a USART error status by reading USART Status & Interrupt Flag Register, USRSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

## Universal Asynchronous Receiver Transmitter – UART

- Asynchronous serial communication operating baud rate clock frequency up to ( $f_{PCLK}/16$ ) MHz
- Full duplex communication
- Fully programmable serial communication characteristics including
  - Word length: 7, 8, or 9-bit character
  - Parity: Even, odd, or no-parity bit generation and detection
  - Stop bit: 1 or 2 stop bit generation
  - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun, and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the UART Status & Interrupt Flag Register, URSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

## Cyclic Redundancy Check – CRC

- Support CRC16 polynomial: 0x8005,  
 $X^{16}+X^{15}+X^2+1$
- Support CCITT CRC16 polynomial: 0x1021,  
 $X^{16}+X^{12}+X^5+1$
- Support IEEE-802.3 CRC32 polynomial: 0x04C11DB7,  
 $X^{32}+X^{26}+X^{23}+X^{22}+X^{16}+X^{12}+X^{11}+X^{10}+X^8+X^7+X^5+X^4+X^2+X+1$
- Supports 1's complement, byte reverse & bit reverse operation on data and checksum
- Supports byte, half-word & word data size
- Programmable CRC initial seed value
- CRC computation executed in 1 AHB clock cycle for 8-bit data and 4 AHB clock cycles for 32-bit data
- Supports PDMA to complete a CRC computation of a block of memory

The CRC calculation unit is an error detection technique test algorithm which is used to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as its input and generates a 16-bit or 32-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described above. If the new CRC code result does not match the one calculated earlier, then this means that the data stream contains a data error.

## Peripheral Direct Memory Access – PDMA

- 6 channels with trigger source grouping
- 8-bit, 16-bit and 32-bit width data transfer
- Supports Linear address, circular address and fixed address modes
- 4-level programmable channel priority
- Auto reload mode
- Supports trigger source:  
SPI, USART, UART, I<sup>2</sup>C, GPTM, PWM, AES and software request

The Peripheral Direct Memory Access controller, PDMA, moves data between the peripherals and the system memory on the AHB bus. Each PDMA channel has a source address, destination address, block length and transfer count. The PDMA can exclude the CPU intervention and avoid interrupt service routine execution. It improves system performance as the software does not need to connect each data movement operation.

## Hardware Divider – DIV

- Signed/unsigned 32-bit divider
- Operation in 8 clock cycles, Load in 1 clock cycle
- Divide by zero error Flag

The divider is the truncated division and need software trigger start single by control register “START” bit , after 8 clock cycles, the divider calculate complete flag will be set to 1, and if divisor register data is zero, divide zero error flag will be set to 1.

## Universal Serial Bus Device Controller – USB

- Complies with USB 2.0 full-speed (12 Mbps) specification
- On-chip USB full-speed transceiver
- 1 control endpoint (EP0) for control transfer
- 3 single-buffered endpoints for bulk and interrupt transfer
- 4 double-buffered endpoints for bulk, interrupt and isochronous transfer
- 1,024 bytes EP\_SRAM used as the endpoint data buffers

The USB device controller is compliant with the USB 2.0 full-speed specification. There is one control endpoint known as Endpoint 0 and seven configurable endpoints. A 1024-byte SRAM is used as the endpoint buffer. Each endpoint buffer size is programmable using corresponding registers, which provides maximum flexibility for various applications. The integrated USB full-speed transceiver helps to minimize the overall system complexity and cost. The USB functional block also contains the resume and suspend feature to meet the requirements of low-power consumption.

## Advanced Encryption Standard – AES-128

- Supports AES Encrypt / Decrypt Function
- Supports AES ECB/CBC/CTR mode
- Supports Key Size 128 bits
- Supports 4 words Initial Vector for CBC and CTR mode
- 4 × 32 bits AES data buffer
- Supports PDMA Interface
- Supports Word Data Swap Function

The AES core supports encryption and decryption function. AES only supports 128 bits input data to do encryption or decryption. Hardware does not pad any bits of input data. Software need to do pad action at first.

## Debug Support

- Serial Wire Debug Port – SW-DP
- 4 comparators for hardware breakpoint or code / literal patch
- 2 comparators for hardware watchpoints

## Package and Operation Temperature

- 24/33-pin QFN, 48-pin LQFP package
- Operation temperature range: -40 °C to 85 °C

# 3 Overview

## Device Information

**Table 1. Features and Peripheral List**

Peripherals		HT32F0008
Main Flash (KB)		63
Option Bytes Flash (KB)		1
SRAM (KB)		16
Timer	GPTM	1
	PWM	2
	BFTM	2
	RTC	1
	WDT	1
Communication	USB	1
	SPI	1
	USART	1
	UART	1
	I <sup>2</sup> C	1
CRC-16/32		1
DIV		1
PDMA		6 channels
AES-128		1
EXTI		16
GPIO		Up to 42
CPU Frequency		Up to 60 MHz
Operating Voltage		1.65 V ~ 3.6 V
Operating Temperature		-40 °C ~ 85 °C
Package		24/33-pin QFN, 48-pin LQFP

## Block Diagram




Figure 1. Block Diagram



**Table 2. Register Map**

Start Address	End Address	Peripheral	Bus	
0x4000_0000	0x4000_0FFF	USART	APB	
0x4000_1000	0x4000_1FFF	UART		
0x4000_2000	0x4000_3FFF	Reserved		
0x4000_4000	0x4000_4FFF	SPI		
0x4000_5000	0x4002_1FFF	Reserved		
0x4002_2000	0x4002_2FFF	AFIO		
0x4002_3000	0x4002_3FFF	Reserved		
0x4002_4000	0x4002_4FFF	EXTI		
0x4002_5000	0x4003_0FFF	Reserved		
0x4003_1000	0x4003_1FFF	PWM0		
0x4003_2000	0x4004_7FFF	Reserved		
0x4004_8000	0x4004_8FFF	I <sup>2</sup> C		
0x4004_9000	0x4006_7FFF	Reserved		
0x4006_8000	0x4006_8FFF	WDT		
0x4006_9000	0x4006_9FFF	Reserved		
0x4006_A000	0x4006_AFFF	RTC & PWRCU		
0x4006_B000	0x4006_DFFF	Reserved		
0x4006_E000	0x4006_EFFF	GPTM		
0x4006_F000	0x4007_0FFF	Reserved		
0x4007_1000	0x4007_1FFF	PWM1		
0x4007_2000	0x4007_5FFF	Reserved		
0x4007_6000	0x4007_6FFF	BFTM0		
0x4007_7000	0x4007_7FFF	BFTM1		
0x4007_8000	0x4007_FFFF	Reserved		
0x4008_0000	0x4008_1FFF	FMC		AHB
0x4008_2000	0x4008_7FFF	Reserved		
0x4008_8000	0x4008_9FFF	CKCU & RSTCU		
0x4008_A000	0x4008_AFFF	CRC		
0x4008_B000	0x4008_FFFF	Reserved		
0x4009_0000	0x4009_1FFF	PDMA		
0x4009_2000	0x400A_7FFF	Reserved		
0x400A_8000	0x400A_BFFF	USB		
0x400A_C000	0x400A_FFFF	Reserved		
0x400B_0000	0x400B_1FFF	GPIO A		
0x400B_2000	0x400B_3FFF	GPIO B		
0x400B_4000	0x400B_5FFF	GPIO C		
0x400B_6000	0x400B_9FFF	Reserved		
0x400B_A000	0x400B_BFFF	GPIO F		
0x400B_C000	0x400C_7FFF	Reserved		
0x400C_8000	0x400C_9FFF	AES		
0x400C_A000	0x400C_BFFF	DIV		
0x400C_C000	0x400F_FFFF	Reserved		

## Clock Structure




Figure 3. Clock Structure

# 4 Pin Assignment






Figure 4. 24-pin QFN Pin Assignment



4 Pin Assignment

**Figure 5. 33-pin QFN Pin Assignment**



**Figure 6. 48-pin LQFP Pin Assignment**

**Table 3. Pin Assignment**

Package			Alternate Function Mapping																
48 LQFP	33 QFN	24 QFN	System Default	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
				GPIO	N/A	N/A	GPTM /PWM	SPI	USART /UART	I2C	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	System Other
1	1	1	PA0				GT_CH0	SPI_SCK	USR_RTS	I2C_SCL									
2	2	2	PA1				GT_CH1	SPI_MOSI	USR_CTS	I2C_SDA									
3	3	3	PA2				GT_CH2	SPI_MISO	USR_TX										
4	4	4	PA3				GT_CH3	SPI_SEL	USR_RX										
5	5		PA4				GT_CH0	SPI_SCK	UR_TX	I2C_SCL									
6	6		PA5				GT_CH1	SPI_MOSI	UR_RX	I2C_SDA									
7			PA6				GT_CH2	SPI_MISO											
8			PA7				GT_CH3	SPI_SEL											
9			PC4				PWM1_CH0		USR_TX										
10			PC5				PWM1_CH1		USR_RX										
11	7	5	PC6				GT_CH0		USR_TX	I2C_SCL									
11	7	5	USBDM																
12	8	6	USBDP																
12	8	6	PC7				GT_CH1		USR_RX	I2C_SDA									
13	9	7	CLDO																
14	10	8	VDD_1																
15	11	9	VSS_1																
16	12	10	nRST																
17			PB9				PWM1_CH2												
18	13		X32KIN	PB10			GT_CH0	SPI_SEL	USR_TX										
19	14		X32KOUT	PB11			GT_CH1	SPI_SCK	USR_RX										
20	15	11	RTCOUT	PB12			PWM0_CH0	SPI_MISO	UR_RX										WAKEUP
21	16	12	XTALIN	PB13					UR_TX	I2C_SCL									
22	17	13	XTALOUT	PB14					UR_RX	I2C_SDA									
23			PB15				PWM0_CH1	SPI_SEL		I2C_SCL									
24			PC0				PWM0_CH2	SPI_SCK		I2C_SDA									
25			PA8				PWM1_CH3		USR_TX										
26	18	14	PA9_BOOT				PWM1_CH0	SPI_MOSI											CKOUT
27			PA10				PWM0_CH1	SPI_MOSI	USR_RX										
28			PA11				PWM0_CH2	SPI_MISO											

Package			Alternate Function Mapping															
48 LQFP	33 QFN	24 QFN	AF0 System Default	AF1 GPIO	AF2 N/A	AF3 N/A	AF4 GPTM /PWM	AF5 SPI	AF6 USART /UART	AF7 I2C	AF8 N/A	AF9 N/A	AF10 N/A	AF11 N/A	AF12 N/A	AF13 N/A	AF14 N/A	AF15 System Other
29	19	15	SWCLK	PA12														
30	20	16	SWDIO	PA13														
31	21		PA14				PWM0_CH0	SPI_SEL	USR_RTS	I2C_SCL								
32	22		PA15				PWM1_CH2	SPI_SCK	USR_CTS	I2C_SDA								
33	23	17	PB0				PWM0_CH1	SPI_MOSI	USR_TX	I2C_SCL								
34	24	18	PB1				PWM1_CH1	SPI_MISO	USR_RX	I2C_SDA								
35			VDD_2															
36	33	21	VSS_2															
37	25	19	PB2				PWM0_CH2	SPI_SEL	UR_TX									CKIN
38	26	20	PB3				PWM1_CH2	SPI_SCK	UR_RX									
39	27		PB4				PWM0_CH3	SPI_MOSI	UR_TX									
40	28		PB5				GT_CH2	SPI_MISO	UR_RX									
41			PC1				PWM0_CH0	SPI_SEL	UR_TX									
42			PC2				PWM1_CH0	SPI_SCK										
43			PC3				PWM1_CH1	SPI_MOSI	UR_RX									
44			PB6				GT_CH3	SPI_MISO	UR_TX									
45	29	22	PB7				PWM0_CH3	SPI_MISO	UR_TX	I2C_SCL								
46	30	23	PB8				PWM1_CH3	SPI_SEL	UR_RX	I2C_SDA								
47	31	24	PF0				GT_CH2											
48	32		PF1				GT_CH3											

Note: The pin number 33 of the 33QFN is located at the exposed pad of the QFN package.

**Table 4. Pin Description**

Pin Number			Pin Name	Type <sup>(1)</sup>	I/O Structure <sup>(2)</sup>	Output Driving	Description
48 LQFP	33 QFN	24 QFN					Default Function (AF0)
1	1	1	PA0	I/O	33V	4/8/12/16 mA	PA0
2	2	2	PA1	I/O	33V	4/8/12/16 mA	PA1
3	3	3	PA2	I/O	33V	4/8/12/16 mA	PA2
4	4	4	PA3	I/O	33V	4/8/12/16 mA	PA3
5	5		PA4	I/O	33V	4/8/12/16 mA	PA4
6	6		PA5	I/O	33V	4/8/12/16 mA	PA5
7			PA6	I/O	33V	4/8/12/16 mA	PA6
8			PA7	I/O	33V	4/8/12/16 mA	PA7
9			PC4	I/O	33V	4/8/12/16 mA	PC4
10			PC5	I/O	33V	4/8/12/16 mA	PC5
11		5	PC6	I/O	33V	4/8/12/16 mA	PC6
11	7	5	USBDM	AI/O	—	—	USB Differential data bus conforming to the Universal Serial Bus standard.
12	8	6	USBDP	AI/O	—	—	USB Differential data bus conforming to the Universal Serial Bus standard.
12		6	PC7	I/O	33V	4/8/12/16 mA	PC7
13	9	7	CLDO	P	—	—	Core power LDO V <sub>CORE</sub> output It must be connected a 2.2 μF capacitor as close as possible between this pin and VSS_1.
14	10	8	VDD_1	P	—	—	Voltage for digital I/O
15	11	9	VSS_1	P	—	—	Ground reference for digital I/O
16	12	10	nRST <sup>(3)</sup>	I	33V_PU	—	External reset pin and external wakeup pin in the Power-Down mode
17			PB9 <sup>(3)</sup>	I/O (V <sub>DD</sub> )	33V	4/8/12/16 mA	PB9
18	13		PB10 <sup>(3)</sup>	AI/O (V <sub>DD</sub> )	33V	4/8/12/16 mA	X32KIN
19	14		PB11 <sup>(3)</sup>	AI/O (V <sub>DD</sub> )	33V	4/8/12/16 mA	X32KOUT
20	15	11	PB1 <sup>(3)</sup>	I/O (V <sub>DD</sub> )	33V	4/8/12/16 mA	RTCOUT
21	16	12	PB13	AI/O	33V	4/8/12/16 mA	XTALIN
22	17	13	PB14	AI/O	33V	4/8/12/16 mA	XTALOUT
23			PB15	I/O	33V	4/8/12/16 mA	PB15
24			PC0	I/O	33V	4/8/12/16 mA	PC0
25			PA8	I/O	33V	4/8/12/16 mA	PA8
26	18	14	PA9	I/O	33V_PU	4/8/12/16 mA	PA9_BOOT
27			PA10	I/O	33V	4/8/12/16 mA	PA10
28			PA11	I/O	33V	4/8/12/16 mA	PA11
29	19	15	PA12	I/O	33V_PU	4/8/12/16 mA	SWCLK
30	20	16	PA13	I/O	33V_PU	4/8/12/16 mA	SWDIO
31	21		PA14	I/O	33V	4/8/12/16 mA	PA14
32	22		PA15	I/O	33V	4/8/12/16 mA	PA15
33	23	17	PB0	I/O	33V	4/8/12/16 mA	PB0
34	24	18	PB1	I/O	33V	4/8/12/16 mA	PB1
35			VDD_2	P	—	—	Voltage for digital I/O
36	33	21	VSS_2	P	—	—	Ground reference for digital I/O
37	25	19	PB2	I/O	33V	4/8/12/16 mA	PB2

Pin Number			Pin Name	Type <sup>(1)</sup>	I/O Structure <sup>(2)</sup>	Output Driving	Description
48 LQFP	33 QFN	24 QFN					Default Function (AF0)
38	26	20	PB3	I/O	33V	4/8/12/16 mA	PB3
39	27		PB4	I/O	33V	4/8/12/16 mA	PB4
40	28		PB5	I/O	33V	4/8/12/16 mA	PB5
41			PC1	I/O	33V	4/8/12/16 mA	PC1
42			PC2	I/O	33V	4/8/12/16 mA	PC2
43			PC3	I/O	33V	4/8/12/16 mA	PC3
44			PB6	I/O	33V	4/8/12/16 mA	PB6
45	29	22	PB7	I/O	33V	4/8/12/16 mA	PB7
46	30	23	PB8	I/O	33V	4/8/12/16 mA	PB8
47	31	24	PF0	I/O	33V	4/8/12/16 mA	PF0
48	32		PF1	I/O	33V	4/8/12/16 mA	PF1

Note: 1. I = input, O = output, A = Analog port, P = power supply, PU = pull-up,  $V_{DD} = V_{DD}$  Power.

2. 33 V = 3.3 V tolerant.

3. These pins are located at the  $V_{DD}$  power domain.

4. In the Boot loader mode, only the USB interface can be used for communication.

# 5 Electrical Characteristics

## Absolute Maximum Ratings

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**Table 5. Absolute Maximum Ratings**

Symbol	Parameter	Min.	Max.	Unit
V <sub>DD</sub>	External Main Supply Voltage	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 3.6	V
V <sub>IN</sub>	Input Voltage On I/O	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 0.3	V
T <sub>A</sub>	Ambient Operating Temperature Range	-40	85	°C
T <sub>STG</sub>	Storage Temperature Range	-60	150	°C
T <sub>J</sub>	Maximum Junction Temperature	—	125	°C
P <sub>D</sub>	Total Power Dissipation	—	500	mW
V <sub>ESD</sub>	Electrostatic Discharge Voltage – Human Body Mode	-4000	+4000	V

## Recommended DC Operating Conditions

**Table 6. Recommended DC Operating Conditions**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	I/O Operating Voltage	—	1.65	3.3	3.6	V

## On-Chip LDO Voltage Regulator Characteristics

**Table 7. LDO Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>LDO</sub>	Internal Regulator Output Voltage	V <sub>DD</sub> ≥ 1.65 V Regulator input @ I <sub>LDO</sub> = 10 mA and voltage variant = ±5 %, After trimming	1.425	1.5	1.57	V
I <sub>LDO</sub>	Output Current	V <sub>DD</sub> = 2.0 V ~ 3.6 V Regulator input @ V <sub>LDO</sub> = 1.5 V	—	30	35	mA
		V <sub>DD</sub> = 1.65 V ~ 2.0 V Regulator input @ @ V <sub>LDO</sub> = 1.5 V	—	20	25	
C <sub>LDO</sub>	External Filter Capacitor Value for Internal Core Power Supply	The capacitor value is dependent on the core power current consumption	1	2.2	—	μF

## Power Consumption

The current consumption is influenced by several parameters and factors, including the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The MCU is configured under the following conditions for current consumption measured:

- All I/O pins are set to a high-impedance (floating) state.
- All peripherals are disabled unless specifically stated otherwise.
- The Flash memory access time is optimized using the minimum wait states number, depending on the  $f_{HCLK}$  frequency.
- When the peripherals are enabled,  $f_{PCLK} = f_{HCLK}$ .

**Table 8. Power Consumption Characteristics**

$V_{DD} = 3.3\text{ V}$ ,  $T_A = 25\text{ °C}$ , unless otherwise specified.

Symbol	Parameter	$f_{HCLK}$	Conditions		Typ.	Max @ $T_A$		Unit	
						25 °C	85 °C		
$I_{DD}$	Supply Current (Run Mode)	60 MHz	HSI = 8 MHz PLL = 60 MHz	All peripherals enabled	13.6	15	—	mA	
				All peripherals disabled	6.64	7.2	—		
		40 MHz	HSI = 8 MHz PLL = 40 MHz	All peripherals enabled	11.2	12.25	—		
				All peripherals disabled	6.47	7.04	—		
		20 MHz	HSI = 8 MHz PLL = 40 MHz	All peripherals enabled	5.72	6.21	—		
				All peripherals disabled	3.09	3.31	—		
		8 MHz	HSI = 8 MHz PLL = 48 MHz	All peripherals enabled	3.7	4.1	—		
				All peripherals disabled	1.34	1.43	—		
		32 kHz	LSI = 32 kHz LDO in Low Current Mode	All peripherals enabled	23.8	35.7	—		μA
				All peripherals disabled	20.5	28.6	—		
	Supply Current (Sleep Mode)	60 MHz	HSI = 8 MHz PLL = 60 MHz MCU core sleep	All peripherals enabled	8.9	9.7	—	mA	
				All peripherals disabled	1.16	1.25	—		
		40 MHz	HSI = 8 MHz PLL = 40 MHz MCU core sleep	All peripherals enabled	6.13	6.68	—		
				All peripherals disabled	0.94	1.02	—		
20 MHz		HSI = 8 MHz PLL = 40 MHz MCU core sleep	All peripherals enabled	3.68	4	—			
			All peripherals disabled	0.79	0.86	—			
8 MHz		HSI = 8 MHz PLL = 48 MHz MCU core sleep	All peripherals enabled	2.89	3.2	—			
			All peripherals disabled	0.42	0.46	—			
Supply Current (Deep-Sleep 1 Mode)	—	HSI/HSE/PLL clock off, LDO off, DMOS on, LSE off, LSI on, RTC on		16.3	21.8	—	μA		
Supply Current (Deep-Sleep 2 Mode)	—	HSI/HSE/PLL clock off, LDO off, DMOS on, LSE off, LSI on, RTC on		4.6	9.7	—	μA		
Supply Current (Power-Down Mode)	—	LDO off, DMOS off, LSE off, LSI on, RTC on		1.19	1.54	—	μA		
		LDO off, DMOS off, LSE off, LSI on, RTC off		1.15	1.49	—	μA		

Note: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.  
 2. LSE means 32.768 kHz low speed external oscillator. LSI means 32 kHz low speed internal oscillator.  
 3. Code = while (1) { 208 NOP } executed in Flash.

## Reset and Supply Monitor Characteristics

**Table 9. V<sub>DD</sub> Power Reset Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Operation Voltage	T <sub>A</sub> = -40 °C ~ 85 °C	0.6	—	3.6	V
V <sub>POR</sub>	Power On Reset Threshold (Rising Voltage On V <sub>DD</sub> )	T <sub>A</sub> = -40 °C ~ 85 °C	1.40	1.55	1.65	V
V <sub>PDR</sub>	Power Down Reset Threshold (Falling Voltage On V <sub>DD</sub> )	T <sub>A</sub> = -40 °C ~ 85 °C	1.27	1.45	1.57	V
V <sub>PORHYST</sub>	POR Hysteresis	—	—	100	—	mV
t <sub>POR</sub>	Reset Delay Time	V <sub>DD</sub> = 3.3 V	—	0.1	0.2	ms

Note: 1. Data based on characterization results only, not tested in production.

2. If the LDO is turned on, the V<sub>DD</sub> POR has to be in the de-assertion condition. When the V<sub>DD</sub> POR is in the assertion state then the LDO will be turned off.

**Table 10. LVD/BOD Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
V <sub>BOD</sub>	Voltage of Brown Out Detection	After factory-trimmed	V <sub>DD</sub> Falling edge	1.62	1.68	1.74	V
			V <sub>DD</sub> Rising edge	1.68	1.74	1.8	
V <sub>BODHST</sub>	BOD Hysteresis	V <sub>DD</sub> = 2.0 V	—	60	—	mV	
V <sub>LVD</sub>	Voltage of Low Voltage Detection	V <sub>DD</sub> Falling edge	LVDS = 000	1.67	1.75	1.83	V
			LVDS = 001	1.87	1.95	2.03	V
			LVDS = 010	2.07	2.15	2.23	V
			LVDS = 011	2.27	2.35	2.43	V
			LVDS = 100	2.47	2.55	2.63	V
			LVDS = 101	2.67	2.75	2.83	V
			LVDS = 110	2.87	2.95	3.03	V
			LVDS = 111	3.07	3.15	3.23	V
V <sub>LVDHST</sub>	LVD Hysteresis	V <sub>DD</sub> = 3.3 V	—	100	—	mV	
t <sub>suLVD</sub>	LVD Setup Time	V <sub>DD</sub> = 3.3 V	—	—	5	μs	
t <sub>aiLVD</sub>	LVD Active Delay Time	V <sub>DD</sub> = 3.3 V	—	—	200	μs	
I <sub>DDLVD</sub>	Operation Current <sup>(2)</sup>	V <sub>DD</sub> = 3.3 V	—	—	5	15	μA

Note: 1. Data based on characterization results only, not tested in production.

2. Bandgap current is not included.

3. LVDS field is in the PWRCU LVDCSR register.

## External Clock Characteristics

**Table 11. High Speed External Clock (HSE) Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Operation Range	—	1.65	—	3.6	V
f <sub>HSE</sub>	High Speed External Oscillator Frequency (HSE)	—	4	—	16	MHz
C <sub>L</sub>	Load Capacitance	V <sub>DD</sub> = 3.3 V, R <sub>ESR</sub> = 100 Ω @ 16 MHz	—	—	22	pF
R <sub>FHSE</sub>	Internal Feedback Resistor Between XTALIN and XTALOUT Pins	—	—	1	—	MΩ
R <sub>ESR</sub>	Equivalent Series Resistance	V <sub>DD</sub> = 3.3 V, C <sub>L</sub> = 12 pF @ 16 MHz, HSEGAIN = 0 V <sub>DD</sub> = 2.4 V, C <sub>L</sub> = 12 pF @ 16 MHz, HSEGAIN = 1	—	—	160	Ω
D <sub>HSE</sub>	HSE Oscillator Duty Cycle	—	40	—	60	%
I <sub>DDHSE</sub>	HSE Oscillator Current Consumption	V <sub>DD</sub> = 3.3 V @ 16 MHz	—	TBD	—	mA
I <sub>PWDHSE</sub>	HSE Oscillator Power Down Current	V <sub>DD</sub> = 3.3 V	—	—	0.01	μA
t <sub>SUHSE</sub>	HSE Oscillator Startup Time	V <sub>DD</sub> = 3.3 V	—	—	4	ms

**Table 12. Low Speed External Clock (LSE) Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Operation Range	—	1.65	—	3.6	V
f <sub>CK_LSE</sub>	LSE Frequency	V <sub>BAK</sub> = 1.65 V ~ 3.6 V	—	32.768	—	kHz
R <sub>F</sub>	Internal Feedback Resistor	—	—	10	—	MΩ
R <sub>ESR</sub>	Equivalent Series Resistance	V <sub>BAK</sub> = 3.3 V	30	—	TBD	kΩ
C <sub>L</sub>	Recommended Load Capacitances	V <sub>BAK</sub> = 3.3 V	6	—	TBD	pF
I <sub>DDLSE</sub>	Oscillator Supply Current (High Current Mode)	f <sub>CK_LSE</sub> = 32.768 kHz, R <sub>ESR</sub> = 50 kΩ, C <sub>L</sub> ≥ 7 pF V <sub>DD</sub> = 1.65 V ~ 2.7 V T <sub>A</sub> = -40 °C ~ 85 °C	—	3.3	6.3	μA
	Oscillator Supply Current (Low Current Mode)	f <sub>CK_LSE</sub> = 32.768 kHz, R <sub>ESR</sub> = 50 kΩ, C <sub>L</sub> < 7 pF V <sub>DD</sub> = 1.65 V ~ 3.6 V T <sub>A</sub> = -40 °C ~ 85 °C	—	1.8	3.3	μA
	Power Down Current	—	—	—	0.01	μA
t <sub>SULSE</sub>	Startup Time (Low Current Mode)	f <sub>CK_LSI</sub> = 32.768 kHz, V <sub>DD</sub> = 1.65 V ~ 3.6 V	500	—	—	ms

Note: The following guidelines are recommended to increase the stability of the crystal circuit of the HSE / LSE clock in the PCB layout:

1. The crystal oscillator should be located as close as possible to the MCU to keep the trace lengths as short as possible to reduce any parasitic capacitance.
2. Shield lines in the vicinity of the crystal by using a ground plane to isolate signals and reduce noise.
3. Keep any high frequency signal lines away from the crystal area to prevent any crosstalk adverse effects.

## Internal Clock Characteristics

**Table 13. High Speed Internal Clock (HSI) Characteristics**

$T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	Operation Range	—	1.65	—	3.6	V
$f_{HSI}$	HSI Frequency	$V_{DD} = 3.3\text{ V}$ , $T_A = 25\text{ }^\circ\text{C}$	—	8	—	MHz
$ACC_{HSI}$	Factory Calibrated HSI Oscillator Frequency Accuracy	$V_{DD} = 3.3\text{ V}$ , $T_A = 25\text{ }^\circ\text{C}$	-2	—	2	%
		$V_{DD} = 2.5\text{ V} \sim 3.6\text{ V}$ , $T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	-3	—	3	%
		$V_{DD} = 1.65\text{ V} \sim 3.6\text{ V}$ , $T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	-6	—	6	%
Duty	Duty Cycle	$f_{HSI} = 8\text{ MHz}$	35	—	65	%
$I_{DDHSI}$	Oscillator Supply Current	$f_{HSI} = 8\text{ MHz}$	—	300	500	$\mu\text{A}$
	Power Down Current		—	—	0.05	$\mu\text{A}$
$t_{suHSI}$	Startup Time	$f_{HSI} = 8\text{ MHz}$	—	—	10	$\mu\text{s}$

**Table 14. Low Speed Internal Clock (LSI) Characteristics**

$T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	Operation Range	—	1.65	—	3.6	V
$f_{LSI}$	Low Speed Internal Oscillator Frequency (LSI)	$V_{DD} = 3.3\text{ V}$ , $T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	21	32	43	kHz
$ACC_{LSI}$	LSI Frequency Accuracy	After factory-trimmed, $V_{DD} = 3.3\text{ V}$ , $T_A = 25\text{ }^\circ\text{C}$	-10	—	+10	%
$I_{DDLSI}$	LSI Oscillator Operating Current	$V_{DD} = 3.3\text{ V}$ , $T_A = 25\text{ }^\circ\text{C}$	—	0.4	0.8	$\mu\text{A}$
$t_{suLSI}$	LSI Oscillator Startup Time	$V_{DD} = 3.3\text{ V}$ , $T_A = 25\text{ }^\circ\text{C}$	—	—	100	$\mu\text{s}$

## PLL Characteristics

**Table 15. PLL Characteristics**

$T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{PLLIN}$	PLL Input Clock	—	4	—	16	MHz
$f_{CK\_PLL}$	PLL Output Clock	—	16	—	60	MHz
$t_{LOCK}$	PLL Lock Time	—	—	200	—	$\mu\text{s}$

## USB PLL Characteristics

**Table 16. USB PLL Characteristics**

$T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{PLLIN}$	PLL Input Clock	—	4	—	16	MHz
$f_{CK\_PLL}$	PLL Output Clock	—	16	—	48	MHz
$t_{LOCK}$	PLL Lock Time	—	—	200	—	$\mu\text{s}$

## Memory Characteristics

**Table 17. Flash Memory Characteristics**

$T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$N_{\text{ENDU}}$	Number Of Guaranteed Program/Erase Cycles Before Failure (Endurance)	$T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	20	—	—	k cycles
$t_{\text{RET}}$	Data Retention Time	$T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	10	—	—	Years
$t_{\text{PROG}}$	Word Programming Time	$T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	20	—	—	$\mu\text{s}$
$t_{\text{ERASE}}$	Page Erase Time	$T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	2	—	—	ms
$t_{\text{MERASE}}$	Mass Erase Time	$T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	10	—	—	ms

## I/O Port Characteristics

**Table 18. I/O Port Characteristics**

$V_{\text{DD}} = 3.3\text{ V}$ ,  $T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
$I_{\text{IL}}$	Low Level Input Current	3.3 V IO	$V_I = V_{\text{SS}}$ , On-chip pull-up resistor disabled.	—	—	3	$\mu\text{A}$
		Reset pin		—	—	3	$\mu\text{A}$
$I_{\text{IH}}$	High Level Input Current	3.3 V IO	$V_I = V_{\text{DD}}$ , On-chip pull-down resistor disabled.	—	—	3	$\mu\text{A}$
		Reset pin		—	—	3	$\mu\text{A}$
$V_{\text{IL}}$	Low Level Input Voltage	3.3 V IO	-0.5	—	$V_{\text{DD}} \times 0.35$	V	
		Reset pin	-0.5	—	$V_{\text{DD}} \times 0.35$	V	
$V_{\text{IH}}$	High Level Input Voltage	3.3 V IO	$V_{\text{DD}} \times 0.65$	—	$V_{\text{DD}} + 0.5$	V	
		Reset pin	$V_{\text{DD}} \times 0.65$	—	$V_{\text{DD}} + 0.5$	V	
$V_{\text{HYS}}$	Schmitt Trigger Input Voltage Hysteresis	3.3 V IO	—	$0.12 \times V_{\text{DD}}$	—	mV	
		Reset pin	—	$0.12 \times V_{\text{DD}}$	—	mV	
$I_{\text{OL}}$	Low Level Output Current (GPIO Sink Current)	3.3 V IO 4 mA drive, $V_{\text{OL}} = 0.4\text{ V}$	4	—	—	mA	
		3.3 V IO 8 mA drive, $V_{\text{OL}} = 0.4\text{ V}$	8	—	—	mA	
		3.3 V IO 12 mA drive, $V_{\text{OL}} = 0.4\text{ V}$	12	—	—	mA	
		3.3 V IO 16 mA drive, $V_{\text{OL}} = 0.4\text{ V}$	16	—	—	mA	
$I_{\text{OH}}$	High Level Output Current (GPIO Source Current)	3.3 V I/O 4 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.4\text{ V}$	4	—	—	mA	
		3.3 V I/O 8 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.4\text{ V}$	8	—	—	mA	
		3.3 V I/O 12 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.4\text{ V}$	12	—	—	mA	
		3.3 V I/O 16 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.4\text{ V}$	16	—	—	mA	
$V_{\text{OL}}$	Low Level Output Voltage	3.3 V 4 mA drive IO, $I_{\text{OL}} = 4\text{ mA}$	—	—	0.4	V	
		3.3 V 8 mA drive IO, $I_{\text{OL}} = 8\text{ mA}$	—	—	0.4	V	
		3.3 V 12 mA drive IO, $I_{\text{OL}} = 12\text{ mA}$	—	—	0.4	V	
		3.3 V 16 mA drive IO, $I_{\text{OL}} = 16\text{ mA}$	—	—	0.4	V	

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>OH</sub>	High Level Output Voltage	3.3 V 4 mA drive IO, I <sub>OH</sub> = 4 mA	V <sub>DD</sub> - 0.4	—	—	V
		3.3 V 8 mA drive IO, I <sub>OH</sub> = 8 mA	V <sub>DD</sub> - 0.4	—	—	V
		3.3 V 12 mA drive IO, I <sub>OH</sub> = 12 mA	V <sub>DD</sub> - 0.4	—	—	V
		3.3 V 16 mA drive IO, I <sub>OH</sub> = 16 mA	V <sub>DD</sub> - 0.4	—	—	V
R <sub>PU</sub>	Internal Pull-Up Resistor	3.3 V I/O, V <sub>DD</sub> = 3.3 V	—	60	—	kΩ
R <sub>PD</sub>	Internal Pull-Down Resistor	3.3 V I/O, V <sub>DD</sub> = 3.3 V	—	60	—	kΩ

## PWM/GPTM Characteristics

Table 19. PWM/GPTM Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f <sub>TM</sub>	Timer Clock Frequency	—	—	—	f <sub>PCLK</sub>	MHz
t <sub>RES</sub>	Timer Resolution Time	—	1	—	—	f <sub>TM</sub>
f <sub>EXT</sub>	External Single Frequency on Channel 0 ~ 3	—	—	—	1/2	f <sub>TM</sub>
RES	Timer Resolution	—	—	—	16	bits

## I<sup>2</sup>C Characteristics

Table 20. I<sup>2</sup>C Characteristics0

Symbol	Parameter	Standard Mode		Fast Mode		Fast Mode Plus		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>SCL</sub>	SCL Clock Frequency	—	100	—	400	—	1000	kHz
t <sub>SCL(H)</sub>	SCL Clock High Time	4.5	—	1.125	—	0.45	—	μs
t <sub>SCL(L)</sub>	SCL Clock Low Time	4.5	—	1.125	—	0.45	—	μs
t <sub>FALL</sub>	SCL and SDA Fall Time	—	1.3	—	0.34	—	0.135	μs
t <sub>RISE</sub>	SCL and SDA Rise Time	—	1.3	—	0.34	—	0.135	μs
t <sub>SU(SDA)</sub>	SDA Data Setup Time	500	—	125	—	50	—	ns
t <sub>H(SDA)</sub>	SDA Data Hold Time <sup>(5)</sup>	0	—	0	—	0	—	ns
	SDA Data Hold Time <sup>(6)</sup>	100	—	100	—	100	—	ns
t <sub>VD(SDA)</sub>	SDA Data Valid Time	—	1.6	—	0.475	—	0.25	μs
t <sub>SU(STA)</sub>	START Condition Setup Time	500	—	125	—	50	—	ns
t <sub>H(STA)</sub>	START Condition Hold Time	0	—	0	—	0	—	ns
t <sub>SU(STO)</sub>	STOP Condition Setup Time	500	—	125	—	50	—	ns

Note: 1. Data based on characterization results only, not tested in production.

2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.

3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.

4. To achieve 1 MHz fast mode plus, the peripheral clock frequency must be higher than 20 MHz.

5. The above characteristic parameters of the I<sup>2</sup>C bus timing are based on: COMBFILTEREN = 0 and SEQFILTER = 00.

6. The above characteristic parameters of the I<sup>2</sup>C bus timing are based on: COMBFILTEREN = 1 and SEQFILTER = 00.





Figure 7. I²C Timing Diagrams

## SPI Characteristics


Table 21. SPI Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>SPI Master Mode</b>						
$f_{SCK}$ ( $1/t_{SCK}$ )	SPI Master Output SCK Clock Frequency	Master mode SPI peripheral clock frequency $f_{PCLK}$	—	—	$f_{PCLK}/2$	MHz
$t_{SCK(H)}$ $t_{SCK(L)}$	SCK Clock High and Low Time	—	$t_{SCK}/2 - 2$	—	$t_{SCK}/2 + 1$	ns
$t_{V(MO)}$	Data Output Valid Time	—	—	—	5	ns
$t_{H(MO)}$	Data Output Hold Time	—	2	—	—	ns
$t_{SU(MI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(MI)}$	Data Input Hold Time	—	5	—	—	ns
<b>SPI Slave Mode</b>						
$f_{SCK}$ ( $1/t_{SCK}$ )	SPI Slave Input SCK Clock Frequency	Slave mode SPI peripheral clock frequency $f_{PCLK}$	—	—	$f_{PCLK}/3$	MHz
Duty <sub>SCK</sub>	SPI Slave Input SCK Clock Duty Cycle	—	30	—	70	%
$t_{SU(SEL)}$	SEL Enable Setup Time	—	$3 \times t_{PCLK}$	—	—	ns
$t_{H(SEL)}$	SEL Enable Hold Time	—	$2 \times t_{PCLK}$	—	—	ns
$t_{A(SO)}$	Data Output Access Time	—	—	—	$3 \times t_{PCLK}$	ns
$t_{DIS(SO)}$	Data Output Disable Time	—	—	—	10	ns
$t_{V(SO)}$	Data Output Valid Time	—	—	—	25	ns
$t_{H(SO)}$	Data Output Hold Time	—	15	—	—	ns
$t_{SU(SI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(SI)}$	Data Input Hold Time	—	4	—	—	ns

Note: 1.  $t_{SCK}$  is SPI output/input clock frequency and  $t_{SCK} = 1/f_{SCK}$ .  
2.  $f_{PCLK}$  is SPI peripheral clock frequency and  $t_{PCLK} = 1/f_{PCLK}$ .



**Figure 8. SPI Timing Diagrams – SPI Master Mode**



**Figure 9. SPI Timing Diagrams – SPI Slave Mode with CPHA=1**

## USB Characteristics

The USB interface is USB-IF certified - Full Speed.


**Table 22. USB DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	USB Operating Voltage	—	3.0	—	3.6	V
$V_{DI}$	Differential Input Sensitivity	USBDP – USBDM	0.2	—	—	V
$V_{CM}$	Common Mode Voltage Range	—	0.8	—	2.5	V
$V_{SE}$	Single-Ended Receiver Threshold	—	0.8	—	2.0	V
$V_{OL}$	Pad Output Low Voltage	$R_L$ of 1.5 k $\Omega$ to $V_{DD}$	0	—	0.3	V
$V_{OH}$	Pad Output High Voltage		2.8	—	3.6	V
$V_{CRS}$	Differential Output Signal Cross-Point Voltage		1.3	—	2.0	V
$Z_{DRV}$	Driver Output Resistance	—	—	10	—	$\Omega$
$C_{IN}$	Transceiver Pad Capacitance	—	—	—	20	pF

Note: 1. Data based on characterization results only, not tested in production.

2. The USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which will experience degradation in the 2.7 V to 3.0 V  $V_{DD}$  voltage range.

3.  $R_L$  is the load connected to the USB driver USBDP.



**Figure 10. USB Signal Rise Time and Fall Time and Cross-Point Voltage ( $V_{CRS}$ ) Definition**

**Table 23. USB AC Electrical Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_r$	Rise Time	$C_L = 50$ pF	4	—	20	ns
$t_f$	Fall Time	$C_L = 50$ pF	4	—	20	ns
$t_{r/f}$	Rise Time / Fall Time Matching	$t_{r/f} = t_r / t_f$	90	—	110	%

## 6 Package Information


---

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [Package/Carton Information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information


## SAW Type 24-pin QFN (3mm × 3mm × 0.55mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.020	0.022	0.024
A1	0.000	0.001	0.002
A3	0.006 REF		
b	0.006	0.008	0.010
b1	0.014	0.016	0.018
D	0.118 BSC		
E	0.118 BSC		
e	0.016 BSC		
e1	0.020 BSC		
D2	0.073	—	0.077
E2	0.073	—	0.077
L	0.006	0.010	0.014
L1	0.008	0.010	0.012
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.50	0.55	0.60
A1	0.00	0.02	0.05
A3	0.15 REF		
b	0.15	0.20	0.25
b1	0.35	0.40	0.45
D	3.00 BSC		
E	3.00 BSC		
e	0.40 BSC		
e1	0.50 BSC		
D2	1.85	—	1.95
E2	1.85	—	1.95
L	0.15	0.25	0.35
L1	0.20	0.25	0.30
K	0.20	—	—


## SAW Type 33-pin (4mm × 4mm × 0.75mm) QFN Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	0.008 REF		
b	0.006	0.008	0.010
D	0.157 BSC		
E	0.157 BSC		
e	0.016 BSC		
D2	0.100	—	0.108
E2	0.100	—	0.108
L	0.014	0.016	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.203 REF		
b	0.15	0.20	0.25
D	4.00 BSC		
E	4.00 BSC		
e	0.40 BSC		
D2	2.55	—	2.75
E2	2.55	—	2.75
L	0.35	0.40	0.45
K	0.20	—	—

## 48-pin LQFP (7mm × 7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A		0.354 BSC	
B		0.276 BSC	
C		0.354 BSC	
D		0.276 BSC	
E		0.020 BSC	
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A		9.0 BSC	
B		7.0 BSC	
C		9.0 BSC	
D		7.0 BSC	
E		0.5 BSC	
F	0.17	0.22	0.27
G	1.35	1.4	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

Copyright© 2025 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorize the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.