

DESCRIPTION

The 8280 Decade Counter and 8281 16-State Binary Counter are four-bit subsystems providing a wide variety of counter/storage register applications with a minimum number of packages.



The 8280 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8281 Binary Counter may be connected as a divide-by-two, eight, or sixteen counter.



Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negative-going) edge of the input clock pulse, however there is no restriction on the transition time since the individual binaries are level-sensitive.

PIN CONFIGURATION




LOGIC DIAGRAMS





SWITCHING CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V}$

PARAMETER	TEST CONDITIONS	LIMITS 8280/8281			UNIT	
		MIN	TYP	MAX		
t_{on}	Turn-on delay time	Bit A,B,C,D		15	25	ns
	Clock mode					
t_{off}	Turn-off delay time	Bit A,B,C,D		15	25	ns
	Clock mode					
Toggle rate	Data/strobe		20	25	40	MHz
t_w	Width of input pulse			20	35	ns
	Strobe					
	Reset					
$t_{release}$	Release time			30	40	ns
	Strobe					
	Reset					

AC WAVEFORM




TYPICAL OUTPUT CHARACTERISTICS







LOGIC

TYPICAL APPLICATIONS





AC TEST FIGURES AND WAVEFORMS



AC TEST FIGURES AND WAVEFORMS



MINIMUM RESET PULSE WIDTH



INPUT PULSE:
Amplitude = 2.6V
 $t_r = t_f = 5\text{ns max.}$

Note: Outputs must be previously brought high by placing a '0' on the D strobe input. A pulse generator may be substituted for the switch.

STROBE/RESET RELEASE TIME




Clock, Strobe/Reset:
Ampl = 2.6V
 $t_r = t_f = 5\text{ns max.}$
PRR = 1 MHz 50% Duty Cycle.

NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance.
3. Input pulse notations apply unless otherwise specified.

TIMING DIAGRAM



LOGIC