


N-Channel Enhancement-Mode Transistor, Logic Level

175°C Maximum Junction Temperature

Product Summary


$V_{(BR)DSS}$ (V)	$r_{DS(on)}$ (Ω)	I_D (A)
50	0.045 @ $V_{GS} = 10$ V	25
	0.060 @ $V_{GS} = 4.25$ V	25

TO-220AB



Top View

Drain Connected to Tab



N-Channel MOSFET

Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Gate-Source Voltage	V_{GS}	16	V
Continuous Drain Current ($T_J = 150^\circ\text{C}$)	I_D	$T_C = 25^\circ\text{C}$	25
		$T_C = 100^\circ\text{C}$	± 16
Pulsed Drain Current	I_{DM}	100	A
Avalanche Current (see Thermal Ratings, page 6-104)	I_{AR}	25	
Repetitive Avalanche Energy ^a	E_{AR}	31	mJ
Maximum Power Dissipation	P_D	$T_C = 25^\circ\text{C}$	70
		$T_C = 100^\circ\text{C}$	36
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 175	$^\circ\text{C}$
Lead Temperature ($1/16"$ from case for 10 sec.)	T_L	300	

Thermal Resistance Ratings

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient	R_{thJA}		80	$^\circ\text{C}/\text{W}$
Maximum Junction-to-Case	R_{thJC}		2.08	
Case-to-Sink	R_{thCS}	1.0		

Notes:

a. Duty cycle $\leq 1\%$







Specifications ($T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Limit			Unit
			Min	Typ ^a	Max	
Static						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	50			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 1\text{ mA}$	1.0	1.5	3.0	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 16\text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40\text{ V}, V_{GS} = 0\text{ V}$			2	μA
		$V_{DS} = 40\text{ V}, V_{GS} = 0\text{ V}, T_J = 125^\circ\text{C}$			100	
		$V_{DS} = 40\text{ V}, V_{GS} = 0\text{ V}, T_J = 175^\circ\text{C}$			500	
On-State Drain Current ^b	$I_{D(on)}$	$V_{DS} = 2\text{ V}, V_{GS} = 10\text{ V}$	25			A
Drain-Source On-State Resistance ^b	$r_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 12.5\text{ A}$		0.035	0.045	Ω
		$V_{GS} = 10\text{ V}, I_D = 12.5\text{ A}, T_J = 125^\circ\text{C}$		0.060	0.080	
		$V_{GS} = 10\text{ V}, I_D = 12.5\text{ A}, T_J = 175^\circ\text{C}$		0.062	0.085	
		$V_{GS} = 4.25\text{ V}, I_D = 12.5\text{ A}$		0.045	0.060	
Forward Transconductance ^b	g_{fs}	$V_{DS} = 15\text{ V}, I_D = 12.5\text{ A}$		19		S
Dynamic						
Input Capacitance	C_{iss}	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}, f = 1\text{ MHz}$		950		pF
Output Capacitance	C_{oss}			320		
Reverse Transfer Capacitance	C_{rss}			110		
Total Gate Charge ^c	Q_g	$V_{DS} = 25\text{ V}, V_{GS} = 10\text{ V}, I_D = 25\text{ A}$		22		nC
Gate-Source Charge ^c	Q_{gs}			5		
Gate-Drain Charge ^c	Q_{gd}			10		
Turn-On Delay Time ^c	$t_{d(on)}$	$V_{DD} = 25\text{ V}, R_L = 1\ \Omega$ $I_D = 25\text{ A}, V_{GEN} = 10\text{ V}, R_G = 7.5\ \Omega$		10	20	ns
Rise Time ^c	t_r			25	40	
Turn-Off Delay Time ^c	$t_{d(off)}$			35	60	
Fall Time ^c	t_f			20	40	
Source-Drain Diode Ratings and Characteristics						
Continuous Current	I_S				25	A
Pulsed Current	I_{SM}				100	
Diode Forward Voltage ^b	V_{SD}	$I_F = 25\text{ A}, V_{GS} = 0\text{ V}$		1.0	1.8	V
Reverse Recovery Time	t_{rr}	$I_F = 25\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$		120		ns
Peak Reverse Recovery Current	$I_{RM(rec)}$					A
Reverse Recovery Charge	Q_{rr}			0.42		μC

Notes:

- For design aid only; not subject to production testing.
- Pulse test; pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.
- Independent of operating temperature.

Typical Characteristics (25°C Unless Otherwise Noted)





6

N-/P-Channel MOSFETs

SMP25N05-45L

Typical Characteristics (25°C Unless Otherwise Noted)



Thermal Ratings

