

# SST404 SERIES

## N-Channel JFET Pairs

The SST404 Series is the surface mount equivalent of our U401 Series. It is available in a SO-8 package with three ranges of offset and drift specifications. It features extremely low noise and gate leakage and is intended for use in a wide range of precision instrumentation. For ease of manufacturing, the symmetrical pinout prevents improper orientation. Finally, tape and reel options are available to make this product compatible with automatic assembly methods. (See Section 8.)


For additional design information please see performance curves NNR, which are located in Section 7.

PART NUMBER	$V_{(BR)GSS}$	$g_{fs}$	$I_G$	$ V_{GS1} - V_{GS2} $
	MIN (V)	MIN (mS)	MAX (pA)	MAX (mV)
SST404	-50	2	-15	15
SST405	-50	2	-15	20
SST406	-50	2	-15	40


## SIMILAR PRODUCTS

- TO-71, See U401 Series
- Chips, Order U40XCHP

SO-8



TOP VIEW



## ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMIT	UNITS
Gate-Drain Voltage	$V_{GD}$	-50	V
Gate-Source Voltage	$V_{GS}$	-50	
Forward Gate Current	$I_G$	10	mA
Power Dissipation	Per Side	300	mW
	Total	500	
Power Derating	Per Side	2.4	mW/°C
	Total	4	
Operating Junction Temperature	$T_J$	-55 to 150	°C
Storage Temperature	$T_{stg}$	-55 to 200	
Lead Temperature (1/16" from case for 10 seconds)	$T_L$	300	

ELECTRICAL CHARACTERISTICS <sup>1</sup>				LIMITS							
PARAMETER	SYMBOL	TEST CONDITIONS	TYP <sup>2</sup>	SST404		SST405		SST406		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX		
<b>STATIC</b>											
Gate-Source Breakdown Voltage	$V_{(BR)GSS}$	$I_G = -1 \mu A, V_{DS} = 0 V$	-58	-50		-50		-50		V	
Gate-Gate Breakdown Voltage	$V_{(BR)G1-G2}$	$I_G = \pm 1 \mu A, V_{DS} = 0 V, V_{GS} = 0 V$	-58	$\pm 50$		$\pm 50$		$\pm 50$			
Gate-Source Cutoff Voltage	$V_{GS(OFF)}$	$V_{DS} = 15 V, I_D = 1 nA$	-1.5	-0.5	-2.5	-0.5	-2.5	-0.5	-2.5		
Saturation Drain <sup>3</sup> Current	$I_{DSS}$	$V_{DS} = 15 V, V_{GS} = 0 V$	3.5	0.5	10	0.5	10	0.5	10	mA	
Gate Reverse Current	$I_{GSS}$	$V_{GS} = -30 V, V_{DS} = 0 V, T_A = 125^\circ C$	-2		-25		-25		-25	pA	
			-1							nA	
Gate Operating Current	$I_G$	$V_{DG} = 15 V, I_D = 200 \mu A, T_A = 125^\circ C$	-2		-15		-15		-15	pA	
			-0.8		-10		-10		-10	nA	
Drain-Source On-Resistance	$r_{DS(ON)}$	$V_{GS} = 0 V, I_D = 0.1 mA$	250							$\Omega$	
Gate-Source Voltage	$V_{GS}$	$V_{DG} = 15 V, I_D = 200 \mu A$	-1		-2.3		-2.3		-2.3	V	
Gate-Source Forward Voltage	$V_{GS(F)}$	$I_G = 1 mA, V_{DS} = 0 V$	0.7								
<b>DYNAMIC</b>											
Common-Source Forward Transconductance	$g_{fs}$	$V_{DG} = 15 V, I_D = 200 \mu A, f = 1 kHz$	1.5	1	2	1	2	1	2	mS	
			1.3		2		2		2		$\mu S$
Common-Source Forward Transconductance	$g_{fs}$	$V_{DS} = 10 V, V_{GS} = 0 V, f = 1 kHz$	1.5	2	7	2	7	2	7	mS	
			10		20		20		20		$\mu S$
Common-Source Input Capacitance	$C_{iss}$	$V_{DG} = 15 V, I_D = 200 \mu A, f = 1 MHz$			8		8		8	pF	
			1.5		3		3		3		
Common-Source Reverse Transfer Capacitance	$C_{rss}$										
Equivalent Input Noise Voltage	$\bar{e}_n$	$V_{DG} = 15 V, I_D = 200 \mu A, f = 10 Hz$	10		20		20		20	$nV/\sqrt{Hz}$	
<b>MATCHING</b>											
Differential Gate-Source Voltage	$ V_{GS1} - V_{GS2} $	$V_{DG} = 10 V, I_D = 200 \mu A$			15		20		40	mV	
Gate-Source Voltage Differential Change with Temperature	$\Delta  V_{GS1} - V_{GS2} $	$V_{DG} = 10 V, I_D = 200 \mu A$	$T = -55 to 25^\circ C$			25		40		80	$\mu V/^\circ C$
				$T = 25 to 125^\circ C$			25		40		
Common Mode Rejection Ratio	CMRR	$V_{DG} = 10 to 20 V, I_D = 200 \mu A$	102		95		90			dB	

- NOTES: 1.  $T_A = 25^\circ C$  unless otherwise noted.  
 2. For design aid only, not subject to production testing.  
 3. Pulse test;  $PW = 300 \mu s$ , duty cycle  $\leq 3\%$ .