



JFET Operational Amplifier - SiS1057

Wide bandwidth JFET Input Operational Amplifier in bare die form

Rev 1.0
23/06/18

Description

The SiS1057 JFET input amplifier combines precision specifications with high speed performance. A slew rate of 50V/μs with 1.5 μs settling time to 0.01% is suited for high speed sample + hold circuits and data converters. Low bias current and offset characteristics benefit applications requiring greater precision at speed, such as peak detectors, photodiode amplifiers and log amplifiers. The device exhibits low voltage and current noise at either high or low source impedance. Low drift over temperature delivers improved stability. This device is characterised over the full military temperature range.

Features:

- Wide gain bandwidth: 20MHz ($A_v = 5$)
- High speed: 50V/μs slew rate, 1.5 μs settling time
- Low noise: 12nv/√Hz (10KHz)
- Low input bias current: 30pA
- Low drift input offset voltage: 1mV, 3μV/°C
- Common-Mode Rejection: 100 dB
- Open-Loop gain: 106 dB
- Differential input voltage range ≤ supply voltage

Ordering Information

The following part suffixes apply:


- No suffix - MIL-STD-883 /2010B Visual Inspection
- "H" - MIL-STD-883 /2010B Visual Inspection + MIL-PRF-38534 Class H LAT
- "K" - MIL-STD-883 /2010A Visual Inspection (Space) + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com/quality/bare-die-lot-qualification

Die Dimensions in μm (mils)



Supply Formats:

- Default – Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape – On request
- Unsawn Wafer – On request
- Die Thickness <=> 460μm(18 Mils) – On request
- Assembled into Ceramic Package – On request

Mechanical Specification

Die Size	1880 x 1092 74 x 43	μm mils
Minimum Bond Pad Size	100 x 100 4 x 4	μm mils
Die Thickness	460 (±20) 18 (±0.79)	μm mils
Top Metal Composition	Al 1%Si 1.1μm	
Back Metal Composition	N/A – Bare Si	






JFET Operational Amplifier - SiS1057


Rev 1.0
23/06/18

Pad Layout and Functions



PAD	FUNCTION
1	BALANCE
2	IN-
3	IN+
4	V-
5	BALANCE
6	OUTPUT
7	V+
CONNECT CHIP BACK TO V-	

Simplified Schematic





JFET Operational Amplifier - SiS1057

Rev 1.0
23/06/18

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_S	± 22	V
Input Differential Voltage Range	V_{IDR}	± 40	V
Input Voltage Range ²	V_I	± 20	V
Output Short Circuit to Ground	-	Continuous	-
Electrostatic Discharge ³	V_{ESD}	± 1000	V
Power Dissipation in Still Air	P_D	570	mW
Storage Temperature	T_{STG}	-65 to +150	°C
Junction Temperature	T_J	150	°C

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability.
2. Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
3. 100 pF discharged through 1.5-k Ω resistor, Human body model (HBM).

Recommended Operating Conditions

PARAMETER	SYMBOL	MIN	MAX	UNITS
DC Supply Voltage	V_{CC}	± 15	± 20	V
Operating Temperature	T_J	-55	+125	°C

DC Electrical Characteristics ($-55^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$, $\pm 15\text{V} \leq V_S \leq \pm 20\text{V}$ unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Input Offset Voltage	V_{IO}	$R_S = 50\Omega$, $V_{CM} = 0V$	25°C	-	1	2	mV
			125°C	-	-	2.5	
Input Offset Voltage Drift	$\Delta V_{IO} / \Delta T$	$R_S = 50\Omega$, $V_{CM} = 0V$	-	3	5	$\mu\text{V}/^\circ\text{C}$	
Change in Drift with V_{OS} adjust ⁴	$\Delta TC / V_{IO}$		-	0.5	-	$\mu\text{V}/^\circ\text{C}$ per mV	
Input Offset Current	I_{IO}	$V_{CM} = 0V$	25°C	-	3	10	pA
			125°C	-	-	10	nA
Input Bias Current ⁵	I_{IB}	$V_{CM} = 0V$	25°C	-	30	50	pA
			125°C	-	-	25	nA
Supply Current	I_{CC}	$V_S = \pm 15V$	25°C	-	5	6	mA
Common Mode Input Voltage range	V_{ICR}	$V_S = \pm 15V$	± 11	+15.1	-	V	
				-12			

4. Temperature Coefficient of the adjusted input offset voltage changes 0.5mV/°C typically for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are unaffected by offset adjustment.
5. In normal operation junction temperature rises above ambient temperature as a result of internal power dissipation, P_d . $T_J = T_A + \theta_J A$, where $\theta_J A$ is the thermal resistance from junction to ambient. Use of a heat sink is recommended to minimize input bias current.





JFET Operational Amplifier - SiS1057

Rev 1.0

23/06/18

DC Electrical Characteristics ($-55^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$, $\pm 15\text{V} \leq V_S \leq \pm 20\text{V}$ unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Input Resistance	R_{IN}	$T_J = 25^{\circ}\text{C}$	-	10^{12}	-	Ω	
Large-Signal Open-Loop Voltage Gain	A_{VOL}	$V_S = \pm 15\text{V}$, $V_O = \pm 10\text{V}$, $R_L \geq 2\text{K}\Omega$	25°C	50	200	-	V/mV
			125°C	50	-	-	
Output Voltage Swing	V_O	$V_S = \pm 15\text{V}$, $R_L = 10\text{K}\Omega$	± 12	± 13	-	V	
		$V_S = \pm 15\text{V}$, $R_L = 2\text{K}\Omega$	± 10	± 12	-		
Common-Mode Rejection Ratio	CMRR		85	100	-	dB	
Power Supply Rejection Ratio	PSSR		85	100	-	dB	

AC Electrical Characteristics ($T_J = 25^{\circ}\text{C}$, $V_S = \pm 15\text{V}$ unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Slew Rate	SR	$A_V = 5$	40	50	-	V/ μs	
Gain Bandwidth	GBW		15	20	-	MHz	
Settling Time	t_s	$A_V = -5$, 10V Step 0.01%	-	1.5	-	μs	
Equivalent Input Noise Voltage	e_n	$R_S = 100\Omega$	$f_o = 100\text{Hz}$	-	15	-	nV/ $\sqrt{\text{Hz}}$
			$f_o = 1\text{KHz}$	-	12	-	
Equivalent Input Noise Current	i_n	$R_S = 100\Omega$	$f_o = 100\text{Hz}$	-	0.01	-	pA/ $\sqrt{\text{Hz}}$
			$f_o = 1\text{KHz}$	-	0.01	-	
Input Capacitance	C_{IN}		-	3	-	pF	

Typical DC Characteristics




FIGURE 1. Input Bias Current




FIGURE 2. Input Bias Current V_{CM}





JFET Operational Amplifier - SiS1057

Rev 1.0
23/06/18

Typical DC Characteristics continued




FIGURE 3. Supply Current




FIGURE 4. Voltage Swing




FIGURE 5. Negative Current Limit




FIGURE 6. Positive Current Limit




FIGURE 7. Positive Common-Mode Input Voltage Limit




FIGURE 8. Negative Common-Mode Input Voltage Limit





JFET Operational Amplifier - SiS1057

Rev 1.0
23/06/18

Typical DC Characteristics continued




FIGURE 9. Open-Loop Voltage Gain




FIGURE 10. Output Voltage Swing

Typical AC Characteristics




FIGURE 11. Large Signal Pulse Response, $A_V = +5$




FIGURE 12. Small Signal Pulse Response, $A_V = +5$




FIGURE 11. Inverter Settling Time




FIGURE 12. Bode Plot





JFET Operational Amplifier - SiS1057

Rev 1.0
23/06/18




FIGURE 13. COMMON-MODE REJECTION RATIO

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

