

# UCC24636 Synchronous Rectifier (SR) Controller With Ultra-Low Standby Current

## 1 Features

- Secondary-Side SR Controller Optimized for 5-V to 24-V Output Discontinuous/Transition Mode Only Flyback Converters
- Volt-Second Balance Control Enables Highest Rectifier Efficiency
- Compatible with PSR and SSR Flyback Controllers
- Ultra Low 110- $\mu$ A Standby Current Consumption
- Auto-Detect Standby Mode Disables SR Switching for Lower No-Load Power Consumption
- SR Turn-Off Independent of  $R_{DS(ON)}$  and Parasitic Inductance
- Operating Frequency Up to 130 kHz
- Wide VDD Range from 3.6 V to 28 V
- Adaptive Gate Drive Clamp
- Open and Short Pin Fault Protection

## 2 Applications

- AC/DC Adapters For Smartphones and Tablets
- USB Chargers with Type-C Connectors
- Notebook and Ultrabook Adapters
- High Efficiency Flyback Converters in Industrial SMPS
- High Efficiency Auxilliary Power In Server and Desktop Applications

## 3 Description

The UCC24636 SR is a compact, 6-pin secondary-side synchronous rectifier MOSFET controller and driver for high efficiency Flyback converters operating in Discontinuous (DCM) and Transition mode (TM). Unlike traditional SR controllers which measure the SR MOSFET drain voltage, UCC24636 implements a volt-second balance control method to determine the turn off transition of the SR MOSFET; hence, SR conduction time is independent of the MOSFET  $R_{DS(ON)}$ , parasitic inductance or ringing allowing flexibility to designers in component selection and PCB layout. This control method enables maximum SR conduction time and highest rectifier efficiency for a given MOSFET.


The controller has built in intelligence to detect converter no load operation and automatically enters standby mode. While in standby mode, it disables the SR MOSFET and lowers its bias supply current to 110uA to further reduce overall system standby power consumption. The wide VDD operating range for the controller allows direct bias from the converter output for fixed or variable output voltage designs. This eliminates the need for an auxilliary winding on the main transformer, which simplifies the circuit design and reduces the cost.

### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
UCC24636	SOT23 (6)	2.92 mm x 1.30 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic



### Gate-Drive Timing vs VDS Sensing SR Driver






## 5 Device Comparison Table

PART NUMBER	CCM DEAD TIME CONTROL	t <sub>OFF</sub> (μs)	F <sub>SW(MAX)</sub> (kHz)
UCC24636	No	4.35	130
UCC24630	Yes	2.5	200

## 6 Pin Configuration and Functions



PIN		I/O <sup>(1)</sup>	DESCRIPTION
NO.	NAME		
1	VPC	I	The <b>Voltage during Primary Conduction</b> pin is connected to a resistor divider from the SR MOSFET drain. This pin determines a sample of the primary-side MOSFET volt seconds during the primary on-time. This voltage programs a voltage controlled current source for the internal VPC ramp charging current.
2	VSC	I	The <b>Voltage during Secondary Conduction</b> pin is connected to a resistor divider from the power-supply output. This pin determines a sample of the secondary-side output voltage used to determine SR MOSFET conduction time. This voltage programs a voltage controlled current source for the internal VSC ramp charging current.
3	TBLK	–	<b>TIME BLANK</b> pin is used to select the blanking time of the VPC rising edge. A programmable range from 200 ns to 2 μs is available to prevent false detection of the primary on-time due to ringing during DCM operation.
4	DRV	O	<b>DRIVE</b> is an output used to drive the gate of an external synchronous rectifier N-channel MOSFET switching transistor, with source pin connected to GND.
5	GND	G	The <b>GROUND</b> pin is both the reference pin for the controller and the low-side return for the drive output. Special care should be taken to return all AC decoupling capacitors as close as possible to this pin and avoid any common trace length with analog signal return paths.
6	VDD	P	<b>VDD</b> is the bias supply input pin to the controller. A carefully placed bypass capacitor to GND is required on this pin.

(1) P = Power, G = Ground, I = Input, O = Output, I/O = Input/Output

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>VDD</sub>	Bias supply voltage, VDD	-0.3	30	V
I <sub>DRV</sub>	Continuous gate current sink, DRV		50	mA
I <sub>DRV</sub>	Continuous gate current source, DRV		-50	mA
I <sub>VPC</sub>	Peak VPC pin current		-1.2	mA
V <sub>DRV</sub>	Gate drive voltage at DRV	-0.3	Self-limiting	V
V <sub>VPC</sub> , V <sub>VSC</sub>	Voltage range, VPC, VSC	-0.3	4.5	V
T <sub>J</sub>	Operating junction temperature range	-55	150	°C
T <sub>L</sub>	Lead temperature 0.6 mm from case for 10 seconds		260	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500

- (1) JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.  
 (2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>VDD</sub>	Bias supply operating voltage	3.75	28	V
C <sub>VDD</sub>	VDD bypass capacitor	0.22		µF
T <sub>J</sub>	Operating junction temperature	-40	125	°C
V <sub>VPC</sub> , V <sub>VSC</sub>	Operating range	-0.3	2.2	V

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		UCC24636	UNIT
		DBV (SOT23)	
		6 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	180	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	71.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	44	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	5.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	13.8	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics

over operating free-air temperature, VDD = 12 V, TA = –40°C to 125°C, TA = TJ (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
<b>SUPPLY INPUT</b>						
IRUN	Supply current, run	IDRV = 0, run state, FSW = 0 kHz		0.9	1.2	mA
ISTBY	Supply current, standby	IDRV = 0, standby mode		110	160	μA
<b>UNDER-VOLTAGE LOCKOUT</b>						
VVDD(on)	VDD turn-on threshold	VVDD low to high	3.9	4	4.3	V
VVDD(off)	VDD turn-off threshold	VVDD high to low	3.3	3.6	3.7	V
<b>DRV</b>						
RDRVLS	DRV low-side drive resistance	IDRV = 100 mA		1	2	Ω
VDRVST	DRV pull down in start-up	VDD = 0 to 2 V, IDRV = 10 μA			0.95	V
VDRCL	DRV clamp voltage	VVDD = 30 V	11	13	15	V
VPMOS	Disable PMOS high-side drive	VDD voltage to disable rail-to-rail drive, VDD rising	9.3	10	10.5	V
VPMOS-HYS	PMOS enable hysteresis	VDD voltage hysteresis to enable rail to rail drive, VDD falling	0.75	1	1.25	V
VDRHI	DRV pull-up high voltage	VVDD = 5 V, IDRV = 15 mA	4.6	4.75	5	V
<b>VSC INPUT</b>						
VVSCEN	SR enable voltage	VVSC > VVSCEN, VVSC rising	250	300	340	mV
VVSC-HYS	SR enable hysteresis	VVSC falling		50		mV
VVSCDIS	SR disable voltage		220	250	280	mV
IVSC	Input bias current	VVSC = 2 V	–0.25	0	0.4	μA
<b>VPC INPUT</b>						
VVPCEN	SR enable voltage	VVPCEN < VVPC	345	400	450	mV
VVPCDIS	VPC threshold to disable SR	VVPC > VVPCDIS	2.6	2.85	3.1	V
VVPC-TH	Threshold of VVPC rising edge	VVPC = 0.95 V, VVPC-TH = 0.85 x VVPC previous cycle	0.76	0.808	0.86	V
VVPC-TH-CLP	Clamp threshold of VVPC rising edge	VVPC = 2 V	0.9	1	1.1	V
IVPC	Input bias current	VVPC = 2 V	–0.25	0	0.4	μA
<b>CURRENT EMULATOR</b>						
RatioVPC_VSC	KVPC/KVSC	VVPC = 1.25 V, tVPC = 1 μs, VVSC = 1.25 V	3.97	4.17	4.35	
		VVPC = 1.25 V, tVPC = 5 μs, VVSC = 1.25 V	3.95	4.17	4.37	
		VVPC = 2 V, tVPC = 1 μs, VVSC = 1.25 V	3.85	4.09	4.26	
		VVPC = 1.25 V, tVPC = 1 μs, VVSC = 0.45 V	3.85	4.07	4.28	

## Electrical Characteristics (continued)

over operating free-air temperature,  $V_{DD} = 12\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $T_A = T_J$  (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
<b>STANDBY OPERATION</b>						
$n_{\text{ENTO}}$	Number of switching cycles to enter standby operation during $t_{\text{ENTO}}$			64		
$n_{\text{EN}}$	Number of switching cycles to exit standby operation during $t_{\text{EN}}^{(1)}$			32		
<b>OVER TEMPERATURE PROTECTION</b>						
$T_{(\text{STOP})}$	Thermal shutdown temperature	Internal junction temperature		165		$^\circ\text{C}$

(1) The device exits standby operation as soon as  $n_{\text{EN}}$  occurs within  $t_{\text{EN}}$ .

## 7.6 Timing Requirements

over operating free-air temperature range,  $V_{DD} = 12\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $T_A = T_J$  (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
<b>DRV</b>						
$t_{\text{R}}$	DRV high-side rise time	$V_{\text{VDD}} = 12\text{ V}$ , $C_{\text{L}} = 3.3\text{ nF}$ , $V_{\text{DRV}} = 2\text{ V}$ to $8\text{ V}$		27	54	ns
		$V_{\text{VDD}} = 5\text{ V}$ , $C_{\text{L}} = 3.3\text{ nF}$ , $V_{\text{DRV}} = 1\text{ V}$ to $4\text{ V}$		50	100	
$t_{\text{F}}$	DRV low-side fall time	$V_{\text{VDD}} = 12\text{ V}$ , $C_{\text{L}} = 3.3\text{ nF}$ , $V_{\text{DRV}} = 8\text{ V}$ to $2\text{ V}$		20	54	ns
		$V_{\text{VDD}} = 5\text{ V}$ , $C_{\text{L}} = 3.3\text{ nF}$ , $V_{\text{DRV}} = 4\text{ V}$ to $1\text{ V}$		15	50	
$t_{\text{DRVON}}$	Propagation delay to DRV High	$V_{\text{VPC}} = 1\text{ V}$ to $-0.05\text{ V}$ falling to DRV high, $V_{\text{VDD}} = 12\text{ V}$ , $V_{\text{DRV}} = 0\text{ V}$ to $2\text{ V}$		80	160	ns
$t_{\text{DRVOFF}}$	Propagation delay to DRV Low	Test mode		65	95	ns
<b>VPC INPUT</b>						
$t_{\text{VPC-SPL}}$	VPC sampling time window		81	100	125	ns
$t_{\text{VPC-BLK}}$	Minimum VPC pulse for SR DRV operation	$R_{\text{TBLK}} = 5\text{ k}\Omega$	169	203	239	ns
		$R_{\text{TBLK}} = 50\text{ k}\Omega$	0.85	1.01	1.18	$\mu\text{s}$
<b>SR ON CONTROL</b>						
$t_{\text{SRONMIN}}$	SR minimum on time after VPC falling.		300	350	425	ns
$t_{\text{OFF}}$	SR off blanking time from DRV falling.		3.96	4.35	4.75	us
<b>STANDBY OPERATION</b>						
$t_{\text{ENTO}}$	Time to disable SR operation, enter standby	Time to disable DRV	11.5	12.8	14.1	ms
$t_{\text{EN}}$	Time to enable SR operation, exit standby operation	Time to enable DRV <sup>(1)</sup>	2.3	2.56	2.82	ms

(1) The device exits standby operation as soon as  $n_{\text{EN}}$  occurs within  $t_{\text{EN}}$ .

## 7.7 Typical Characteristics

$V_{VDD} = 12\text{ V}$ ,  $T_J = 25^\circ\text{C}$ , unless otherwise noted.




Figure 1. VDD Turn-On and Turn-Off Threshold vs Temperature




Figure 2. Standby Current vs Temperature




Figure 3. VPC Enable Threshold vs Temperature




Figure 4. VSC Enable Threshold vs Temperature




Figure 5. VPC-to-VSC Ramp Gain Ratio vs Temperature




Figure 6. VPC-to-VSC Ramp-Gain Ratio vs VPC Voltage

Typical Characteristics (continued)

$V_{VDD} = 12\text{ V}$ ,  $T_J = 25^\circ\text{C}$ , unless otherwise noted.




Figure 7. VPC-to-VSC Ramp-Gain Ratio vs VSC Voltage




Figure 8. VPC Blanking Time vs Temperature (Minimum Setting)




Figure 9. VPC Blanking Time vs Temperature (Maximum Setting)




Figure 10. DRV Minimum On Time vs Temperature




Figure 11. DRV Minimum Off Time vs Temperature


## 8 Detailed Description

### 8.1 Overview

The UCC24636 SR controller is targeted for flyback converters operating in DCM and TM modes of operation. The control method to determine SR on time is based on the volt-second balance principle of primary and secondary conduction volt-second product. In converters operating in DCM and TM, the secondary current always returns to zero in each cycle. The inductor charge voltage and time product is equal to the discharge voltage and time product. The device uses internal current ramp emulators to predict the proper SR on time based on voltage and time information on the VPC and VSC pins.

To achieve very low standby power in the converter, the UCC24636 has a standby mode of operation that disables the SR MOSFET drive and reduces the device bias current to  $I_{STBY}$ . The device monitors the average switching frequency of the converter to enter and exit the standby mode of operation, and is compatible with converters operating in burst mode or constant frequency in light-load mode.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Start Up and UVLO

The UCC24636 features a wide operating VDD range and low UVLO thresholds. The start up of the device is dependent on voltage levels on three pins: VDD, VPC and VSC. The VDD pin can be directly connected to the power supply output on converters from 5-V to 24-V nominal outputs. The start UVLO threshold is  $V_{VDD(on)}$ , 4.0 V typical, and stop threshold is  $V_{VDD(off)}$ , 3.6 V typical. The DRV output is not enabled unless the voltage on the VPC pin is greater than  $V_{VPCEN}$  for a time longer than  $t_{VPC-BLK}$  and the voltage on the VSC pin is greater than  $V_{VSCEN}$ . Once the VDD, VSC and VPC voltage and time thresholds are met, there is an internal initialization time before the DRV output is enabled.

Refer to [Figure 12](#) for a startup sequence that illustrates the timing sequence and configurable DRV output based on VDD level. In most converter designs, the conditions for the VPC and VSC voltage to enable the device are met before the VDD start-voltage threshold, this is reflected in the timing diagram. When VDD exceeds  $V_{VDD(on)}$  UVLO threshold the device starts the initialization sequence of 150  $\mu$ s to 250  $\mu$ s illustrated as  $t_{INITIALIZE}$ . After the device initialization, there is a logic initialization of 20  $\mu$ s at which time  $V_{TBLK}$  is enabled (high). At  $VDD < V_{PMOS}$  the driver high-side PMOS device is enabled and the DRV peak will be close to VDD. When VDD exceeds  $V_{PMOS}$  the PMOS device is disabled and the driver is operating as a high-side NMOS only and DRV is approximately 1.2 V to 1.5 V lower than VDD. As VDD continues to increase, the DRV output is limited to  $V_{DRCL}$  regardless of VDD up to the recommended maximum rating.




Figure 12. Start-Up Operation

Feature Description (continued)

8.3.2 Volt-Sec SR Driver On-Time Control

Refer to the timing diagrams in Figure 13 for functional details of the UCC24636 volt-sec on-time control.




Figure 13. Operation in DCM

## Feature Description (continued)

The UCC24636 uses the VPC and VSC pins to sense the SR MOSFET  $V_{DS}$  voltage and converter  $V_{OUT}$  voltage through resistor dividers. The information of  $V_{IN}/N_{PS}$ ,  $t_{PRI}$ , and  $V_{OUT}$  can be obtained from the information on VPC and VSC pins. The SR MOSFET turn on is determined when the SR MOSFET body diode starts conducting and the VPC pin voltage falls to near zero; the SR MOSFET turn off is determined by the current emulator control ramps.

The UCC24636 volt-sec control generates the internal VPC ramp and VSC ramp to emulate the transformer Volt-Sec balancing as shown in [Figure 13](#).

The secondary current discharge time,  $t_{SEC-DIS}$  can be determined indirectly. The primary volt-sec ramp and secondary volt-sec ramp both start when VPC rises above  $V_{VPC-EN}$  and  $V_{VPC-TH}$ . The charge currents for the VPC and VSC ramps are determined by the voltage on the VPC and VSC pins respectively.

When VPC is higher than  $V_{VPC-EN}$  and  $V_{VPC-TH}$  for  $t > t_{VPC-BLK}$ , the VPC pulse is qualified as a primary conduction pulse and the SR can be enabled on the VPC falling edge. The VPC ramp continues to rise until the VPC falling edge based on the real time voltage on the VPC pin and holds the peak for the cycle. The DRV output is turned on during the VPC falling edge near zero volts, and DRV is turned off when the VSC rising ramp crosses the VPC ramp held level.

Both VPC and VSC ramps are reset to zero on each VPC rising edge above the  $V_{VPC-EN}$  and  $V_{VPC-TH}$  thresholds.

To discriminate primary on-time pulses from DCM ringing, there are voltage and time criteria that must be satisfied on the VPC pin to enable the DRV output.  $t_{VPC-BLK}$  can be adjusted through the resistor on TBLK pin.

At the rising edge of VPC when the voltage exceeds  $V_{VPC-EN}$  and  $V_{VPC-TH}$  the blanking time  $t_{VPC-BLK}$  is initiated. At the end of  $t_{VPC-BLK}$ , the VPC voltage is sampled during  $t_{VPC-SPL}$  window, which is 100 ns nominal. Also at the end of  $t_{VPC-BLK}$ , the DRV output can be enabled.

The VPC voltage sampled during  $t_{VPC-SPL}$  determines the VPC dynamic threshold  $V_{VPC-TH}$  which is normally 85% of the sampled VPC voltage. The dynamic threshold provides the ability to reject the DCM ringing and detect the primary on-time. Noise immunity during the turn-on event of DRV at the falling edge of the VPC pin is enhanced by a minimum DRV on time of  $t_{SRONMIN}$ , which is 350 ns nominal.

During the falling edge of DRV, the  $t_{OFF}$  timer is initiated which inhibits turn on of the SR until  $t_{OFF}$  expires. This eliminates false turn on of DRV if the DCM ringing is close to ground.

## Feature Description (continued)

The UCC24636 is designed to operate in a variety of flyback converter applications over a wide operating range. The internal volt-sec control ramps do have a dynamic range limit based on volt-sec on the VPC pin. As shown in Figure 14, a Volt-sec product exceeding 7 V- $\mu$ s on the VPC pin will result in saturation of the VPC volt-sec control ramp. Operation beyond this point results in a DRV on-time less than expected. For example, if  $V_{VPC} = 0.5$  V,  $t_{VPC}$  should be < 14  $\mu$ s, or if  $V_{VPC} = 2.0$  V,  $t_{VPC}$  should be < 3.5  $\mu$ s, to operate within the dynamic range of the device. Assuming a converter operating in transition mode at low line and full load with a 50% duty cycle, the operating period is 28  $\mu$ s which results in a frequency that is under 40 kHz. The UCC24636 low-frequency operating range extends to the standby mode threshold of 5 kHz; but each switching cycle  $V_{VPC}$  Volt-sec product should be less than 7 V- $\mu$ s.

The device can support switching frequencies exceeding 130 kHz but the following timing limits need to be confirmed to be compatible with the power train. The minimum primary on time when the device is expected to be active needs to be compatible with the minimum VPC blanking time ( $t_{VPC-BLK}$ ) setting of 203 ns plus the sampling window ( $t_{VPC-SPL}$ ) of 100 ns. The minimum secondary blanking current conduction time should be greater than the minimum SR on time ( $t_{SRONMIN}$ ) of 350 ns. The minimum time from the SR drive turn off until the next SR drive turn on should be greater than the SR minimum off time ( $t_{OFF}$ ) of 4.35  $\mu$ s.




Figure 14. Ratio<sub>VPC\_VSC</sub> vs VPC V- $\mu$ s




Figure 15. SR Controller Components

## Feature Description (continued)

Determining the VPC and VSC divider resistors is based on the operating voltage ranges of the converter and  $\text{Ratio}_{\text{VPC\_VSC}}$  gain ratio. Referring to [Figure 15](#), the following equation determines the VPC divider values.

For  $R_{\text{VPC}2}$ , a value of 10 k $\Omega$  is recommended for minimal impact on time delay, and low-resistor dissipation. A higher  $R_{\text{VPC}2}$  value reduces resistor divider dissipation but may increase the DRV turn-on delay due to the time constant of ~2 pF pin capacitance and divider resistance. A lower  $R_{\text{VPC}2}$  value can be used with the tradeoff of higher dissipation in the resistor divider. A factor of 10% over the VPC threshold,  $V_{\text{VPCEN}}$ , is shown in [Equation 1](#) for design margin.

$$R_{\text{VPC}1} = \frac{\left[ \left( \frac{V_{\text{IN}(\text{min})}}{N_{\text{PS}}} + V_{\text{OUT}(\text{min})} \right) - V_{\text{VPCEN}} \times 1.1 \right] \times R_{\text{VPC}2}}{V_{\text{VPCEN}} \times 1.1}$$

where

- $V_{\text{IN}(\text{min})}$  is the converter minimum primary bulk capacitor voltage.
- $V_{\text{OUT}(\text{min})}$  is the minimum converter output voltage in normal operation.
- $V_{\text{VPCEN}}$  is the VPC enable threshold, use the specified maximum value.
- $N_{\text{PS}}$  is the transformer primary to secondary turns ratio. (1)

The operating voltage range on the VPC pin should be within the range of  $0.45 \text{ V} < V_{\text{VPC}} < 2.2 \text{ V}$ . Referring to [Figure 6](#), if  $V_{\text{VPC}}$  is greater than 2.3 V the linear dynamic range is exceeded and  $\text{Ratio}_{\text{VPC\_VSC}}$  is reduced; in this condition the DRV on time is less than expected. If  $V_{\text{VPC}}$  is greater than 2.6 V for 500 ns, a fault is generated and DRV is disabled for the cycle, refer to [Pin Fault Protection](#). To ensure the maximum voltage is within range confirm with [Equation 2](#).

$$V_{\text{VPC}(\text{max})} = \frac{\left( \frac{V_{\text{IN}(\text{max})}}{N_{\text{PS}}} + V_{\text{OUT}(\text{max})} \right) \times R_{\text{VPC}2}}{R_{\text{VPC}1} + R_{\text{VPC}2}}$$

where

- $V_{\text{IN}(\text{max})}$  is the converter maximum primary bulk capacitor voltage.
- $V_{\text{OUT}(\text{max})}$  is the maximum converter output voltage at OVP.
- $N_{\text{PS}}$  is the transformer primary-to-secondary turns ratio. (2)

The program voltage on the VSC pin is determined by the VPC divider ratio and the device's parameter  $\text{Ratio}_{\text{VPC\_VSC}}$ . The current emulator ramp gain is higher on the VPC pin by the multiple  $\text{Ratio}_{\text{VPC\_VSC}}$ , so the VSC resistor divider ratio is reduced by the same  $\text{Ratio}_{\text{VPC\_VSC}}$  accordingly. Determine the VSC divider resistors using [Equation 3](#) below. To minimize resistor divider dissipation, a recommended range for  $R_{\text{VSC}2}$  is 25 k $\Omega$  to 50 k $\Omega$ . Higher  $R_{\text{VSC}2}$  values results in increasing offset due to VSC input current,  $I_{\text{VSC}}$ . Lower  $R_{\text{VSC}2}$  values increases the resistor divider dissipation. To ensure DRV turn off slightly before the secondary current reaches zero, 10% margin is shown for initial values. Use a nominal value of 4.15 for  $\text{Ratio}_{\text{VPC\_VSC}}$ .

$$R_{\text{VSC}1} = \left[ \left( \frac{\frac{R_{\text{VPC}1} + R_{\text{VPC}2}}{R_{\text{VPC}2}}}{\text{Ratio}_{\text{VPC\_VSC}} \times 1.1} \right) - 1 \right] \times R_{\text{VSC}2}$$

where

- $\text{Ratio}_{\text{VPC\_VSC}}$  is the device parameter VPC and VSC gain ratio, use a value of 4.15. (3)

## Feature Description (continued)

The operating voltage on the VSC pin should be within the range of  $0.3\text{ V} < V_{VSC} < 2.2\text{ V}$ . Referring to [Figure 7](#), if  $V_{VSC}$  is greater than 2.3 V, the linear dynamic range is exceeded and  $\text{Ratio}_{V_{PC},V_{SC}}$  is increased; in this condition the DRV on time is more than expected, resulting in possible negative current conduction. To ensure the VSC voltage is within range, confirm with [Equation 4](#) and [Equation 5](#).

$$\frac{R_{VSC2}}{R_{VSC1} + R_{VSC2}} \times V_{OUT(min)} \geq 0.3\text{V} \quad (4)$$

$$\frac{R_{VSC2}}{R_{VSC1} + R_{VSC2}} \times V_{OUT(max)} \leq 2.2\text{V}$$

where

- $V_{OUT(min)}$  is the minimum converter output operating voltage of the SR controller.
- $V_{OUT(max)}$  is the maximum converter output operating voltage of the voltage at OVP. (5)

Discrimination of ringing during DCM operation from valid primary on-time is achieved by a dynamic VPC rising threshold and programmable blanking time. The dynamic threshold  $V_{VPC-TH}$  is 85% typical ratio of the previous VPC pin peak voltage. Referring to [Figure 13](#), the VPC pin voltage is sampled after the VPC voltage is greater than  $V_{VPCEN}$  and  $V_{VPC-TH}$  for  $t > t_{VPC-BLK}$ . The function of the dynamic threshold  $V_{VPC-TH}$  is to reject the ringing in DCM operation from the primary conduction pulses. The dynamic threshold has an active range from the minimum  $V_{VPCEN}$  voltage to a maximum of 1-V clamp. The blanking time is programmable from 200 ns to 2  $\mu\text{s}$  in order to accommodate a variety of converter designs.

Refer to [Figure 16](#) for guidance on selecting the blanking time. The blanking time should be selected as long as reasonable and still accommodate the minimum primary on-time at light-load condition and high-line voltage. In the high-line minimum load condition, select a blanking time that meets the following criteria ([Equation 6](#)) to accommodate tolerance of the blanking time and the  $t_{VPC-SPL}$  sampling time window.

$$t_{VPC-BLK} = (t_{PRI} \times 0.85) - 120\text{ ns} \quad (6)$$

For rejection of DCM ringing, the blanking time should be longer than the time that the ring is above the  $V_{VPC-TH}$  dynamic threshold, which is 85% of the minimum SR VDS peak voltage. Determine these criteria at low line and maximum load condition. It is recommended that the transformer turns ratio be selected such that the secondary reflected voltage is  $< 85\%$  of  $V_{IN(min)}$  bulk capacitor voltage at the highest load when DCM operation occurs at the low line input condition.

To determine the resistor value for  $t_{VPC-BLK}$  use [Equation 7](#) to select from a range of 200 ns to 2  $\mu\text{s}$ .

$$R_{TBLK} = \frac{t_{VPC-BLK} - 100\text{ ns}}{18\text{ pF}}$$

where

- $t_{VPC-BLK}$  is the target blanking time. (7)

Additional discrimination for proper SR timing control is provided by the  $t_{OFF}$  function. Refer to [Figure 13](#) for the timing details. After the DRV turn off, the DRV is inhibited from turning on again until the  $t_{OFF}$  timer expires. This protects against SR false turn on from SR  $V_{DS}$  DCM ringing below ground.

Feature Description (continued)




Figure 16. VPC Blanking Time Criteria

## Feature Description (continued)

### 8.3.3 Standby Operation

To minimize power consumption at very light load and standby conditions, the UCC24636 disables the SR DRV output and enters a low current operating state. The criteria for operating in standby mode or normal operation are determined by the average frequency detected on the VPC pin. The frequency detection is compatible with burst mode operation or continuous low frequency FM operation. At start up the device is in normal operation to enable DRV to the SR MOSFET. If  $< 64$  cycles occur in  $t_{ENTO}$ , 12.8 ms typical, the device disables the DRV output and enters low-current operating mode with bias current of  $I_{STBY}$ . In standby mode the criteria to enter normal operating mode is when  $> 32$  cycles occur within  $t_{EN}$ , 2.56 ms typical. The device enters normal operation as soon as the 32 cycles occur to reduce the response time exiting standby operation. The average frequency of entering standby mode is 5 kHz typical, and the average frequency of exiting standby mode is 12.5 kHz typical. Refer to Figure 17 for an illustration of standby mode timing.




Figure 17. Standby Mode Operation

## Feature Description (continued)

### 8.3.4 Pin Fault Protection

The UCC24636 controller includes fault protection in the event of open pin, shorted pin to ground and abnormal out of range operation.

#### 8.3.4.1 VPC Pin Overvoltage

In the event that there is an abnormal high level on the VPC pin for a period beyond expected transformer leakage spike duration, the DRV output is disabled on a cycle-to-cycle basis. If the voltage on the VPC pin exceeds  $V_{VPCDIS}$ , 2.6 V minimum, for 500 ns the SR is not enabled until the next valid cycle.

#### 8.3.4.2 VPC Pin Open

In the event of an open circuit VPC pin, the device defaults to a zero VPC input signal condition which results in disabling DRV operation.

#### 8.3.4.3 VSC Pin Open

In the event of an open circuit VSC pin, the device defaults to a zero VSC input signal condition which results in disabling DRV operation.

#### 8.3.4.4 TBLK Pin Open

In the event of an open circuit TBLK pin, the device disables DRV operation.

#### 8.3.4.5 VPC and VSC Short to Ground

Since the VPC and VSC enable thresholds must be satisfied for DRV operation, DRV is inherently disabled.

#### 8.3.4.6 TBLK Pin Short to Ground

A shorted TBLK pin results in a minimum setting for  $t_{VPC-BLK}$  blanking time.

## 8.4 Device Functional Modes

According to VDD voltage, VSC voltage, and VPC voltage and frequency, the device can operate in different modes.

### 8.4.1 Start-Up

During start-up when VDD is less than  $V_{VDD(on)}$  the device is disabled. When VDD exceeds the  $V_{VDD(on)}$  UVLO threshold the  $I_{DD}$  goes to  $I_{RUN}$  and the device begins the start sequence detailed in [Start Up and UVLO](#).

### 8.4.2 Normal Operation

When VDD exceeds  $V_{VDD(on)}$ , the VPC voltage exceeds  $V_{VPC-EN}$  and  $V_{VPC-TH}$ , and the VSC voltage exceeds  $V_{VSCEN}$  the DRV output is active. If the switching frequency is above the standby criteria of > 5 kHz the device is in normal operation determining the DRV time based on volt-sec control.  $I_{DD}$  will be  $I_{RUN}$ .

1. The device operates in volt-sec control based on the VPC and VSC volt-sec control ramps.

### 8.4.3 Standby Operation

If the number of VPC pulses is less than  $n_{ENTO}$ , 64, during  $t_{ENTO}$  the device enters standby mode. DRV operation stops and most device functions are shut down.  $I_{DD}$  is  $I_{STBY}$  during standby operation. To exit standby mode the number of VPC pulses must exceed  $n_{EN}$ , 32, during  $t_{EN}$ .  $I_{DD}$  returns to  $I_{RUN}$  and the DRV output starts after the initialization time as outlined in [Figure 12](#).

### 8.4.4 Conditions to Stop Operation

The following conditions can disable DRV operation;  $I_{DD}$  is  $I_{RUN}$  during these conditions.

1. VPC overvoltage: When  $V_{VPC} > V_{VPCDIS}$  for >500 ns the DRV output is disabled for the cycle.
2. VSC undervoltage: When  $V_{VSC} < V_{VSCEN}$ , the DRV output is disabled.
3. VPC undervoltage: When  $V_{VPC} < V_{VPCEN}$ , the DRV output is disabled.

## 9 Application and Implementation

---

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

### 9.1 Application Information

The UCC24636 is a high performance controller driver for N-channel MOSFET power devices used for secondary-side synchronous rectification. The UCC24636 is designed to operate as a companion device to a primary-side controller to help achieve efficient synchronous rectification in switching power supplies. The controller features a high-speed driver and provides appropriately timed logic circuitry that seamlessly generates an efficient synchronous rectification system. With its current emulator architecture, the UCC24636 has enough versatility to be applied in DCM and TM operation. The UCC24636 SR on-time adjustability allows optimizing for PSR and SSR applications. Additional features such as pin fault protection, dynamic VPC threshold sensing, and voltage sense blanking time make the UCC24636 a robust synchronous controller.

### 9.2 Typical Application

#### 9.2.1 AC-to-DC Adapter, 5 V, 15 W

This design example describes the design of a 15-W off-line flyback converter providing 5 V at 3-A maximum load and operating from a universal AC input. The design uses the UCC28740 AC-to-DC valley-switching primary-side controller in a DCM type flyback converter and achieves over 86% full-load efficiency with the use of the secondary side UCC24636 synchronous rectifier controller.

- The design requirements are detailed in [Design Requirements](#)
- The design procedure for selecting the component circuitry for use with the UCC24636 is detailed in [Calculation of Component Values](#).
- Test results shown in [Application Waveforms And Curves](#) highlight the unique advantages of using the UCC24636.




Figure 18. AC-to-DC Charger: 5 V, 15 W


## 9.2.2 Design Requirements

For this design example, use the parameters listed in [Table 1](#).

**Table 1. Performance Specifications AC-to-DC Charger 5 V, 15 W**

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
<b>INPUT CHARACTERISTICS</b>						
$V_{ACIN}$	Input voltage		90	115/230	265	VRMS
$f_{LINE}$	Frequency		47	50/60	64	Hz
$V_{AC(uvlo)}$	Brownout voltage	$I_{OUT} = I_{OUT(nom)}$		72		VRMS
$V_{AC(run)}$	Brownout recovery voltage			85		VRMS
$I_{IN}$	Input current	$V_{ACIN} = V_{ACIN(min)}$ , $I_{OUT} = I_{OUT(nom)}$		335		mA
<b>OUTPUT CHARACTERISTICS</b>						
$V_{OUT}$	Output voltage	$V_{ACIN} = V_{ACIN(min)}$ to $V_{ACIN(max)}$ , $I_{OUT} = 0$ to $I_{OUT(nom)}$	4.9	5.0	5.1	V
$I_{OUT(nom)}$	Nominal output current	$V_{ACIN} = V_{ACIN(min)}$ to $V_{ACIN(max)}$		3.0		A
$I_{OUT(min)}$	Minimum output current	$V_{ACIN} = V_{ACIN(min)}$ to $V_{ACIN(max)}$		0		A
$\Delta V_{OUT}$	Output voltage ripple	$V_{ACIN} = V_{ACIN(min)}$ to $V_{ACIN(max)}$ , $I_{OUT} = 0$ to $I_{OUT(nom)}$		80		mV
$P_{OUT}$	Output power	$V_{ACIN} = V_{ACIN(min)}$ , $I_{OUT} = I_{OUT(nom)}$		15		W
<b>SYSTEM CHARACTERISTICS</b>						
$\eta_{avg}$	Average efficiency	$V_{ACIN} = V_{ACIN(nom)}$ , $I_{OUT} = 25\%, 50\%, 75\%, 100\%$ of $I_{OUT(nom)}$	85%	87%		
$\eta_{10\%}$	10% Load efficiency	$V_{ACIN} = V_{ACIN(nom)}$ , $I_{OUT} = 10\%$ of $I_{OUT(nom)}$	73.5%	82.5%		
$P_{NL}$	No load power	$V_{ACIN} = V_{ACIN(nom)}$ , $I_{OUT} = 0$		14	22	mW

### 9.2.3 Calculation of Component Values



**Figure 19. UCC24636 Circuit Design**

For ease of understanding, [Figure 19](#) is a modified version of [Figure 15](#) where the component reference designators are the same as the schematic drawing of [Figure 18](#).

#### 9.2.3.1 VPC Input

For designs operating in constant current (CC) with low  $V_{OUT}$ , there are two cases to examine. At maximum power,  $V_{IN(MIN)}$  will be lower but  $V_{OUT}$  is nominal. In constant current operation,  $V_{OUT}$  is the minimum but  $V_{IN(MIN)}$  will be higher. Determine R9 for both conditions, and choose the lowest value.

For minimal power dissipation, select:

$$R21 = 10\text{ k}\Omega$$

Nominal  $V_{OUT}$ , maximum power, minimum  $V_{IN}$  case

$$R9 = \frac{\left[ \left( \frac{V_{IN(min)}}{N_{PS}} + V_{OUT} \right) - V_{VPC\_EN} \times 1.1 \right] \times R21}{V_{VPC\_EN} \times 1.1}$$

$$V_{OUT} = 5\text{ V}$$

$$N_{PS} = 15$$

$$V_{IN(min)} = 65\text{ V}$$

$$V_{VPC\_EN} = 0.45\text{ V}$$

$$R9 = 179\text{ k}\Omega$$

(8)

Minimum  $V_{OUT}$ , constant current operation case

$$R9 = \frac{\left[ \left( \frac{V_{IN(min)CC}}{N_{PS}} + V_{OUT(min)} \right) - V_{VPC\_EN} \times 1.1 \right] \times R21}{V_{VPC\_EN} \times 1.1}$$

$$V_{OUT(min)} = 1.8 \text{ V}$$

$$V_{IN(min)CC} = 89 \text{ V}$$

$$R9 = 146 \text{ k}\Omega$$

Select standard value based on 146 k $\Omega$  result.

(9)

With **R9 = 147 k $\Omega$**  :

$$V_{VPC(max)} = \frac{\left( \frac{V_{IN(max)}}{N_{PS}} + V_{OUT(max)} \right) \times R21}{R9 + R21}$$

$$V_{VPC(max)} = 1.95 \text{ V}$$

(10)

Therefore,  $V_{VPC}$  is within the recommended range of 0.45 V to 2.2 V.

### 9.2.3.2 VSC Input

The value of R23 is recommended to be with the range of 25 kΩ to 50 kΩ.

There is a 10% margin included for the initial value calculation of R11 to provide timing margin during initial operation verification.

$$R23 = 47 \text{ k}\Omega$$

$$R11 = \left[ \left( \frac{\frac{R9 + R21}{R9}}{\text{Ratio}_{\text{VPC\_VSC}} \times 1.1} \right) - 1 \right] \times R23$$

$$R11 = 115 \text{ k}\Omega \quad (11)$$

With **R11 = 115 kΩ**, the operating range of the VSC pin is:

$$V_{\text{VSC}(\text{min})} = \left[ \left( \frac{R23}{R11 + R23} \right) \right] \times V_{\text{OUT}(\text{min})}$$

$$V_{\text{VSC}(\text{min})} = 0.52 \text{ V} \quad (12)$$

$$V_{\text{VSC}(\text{max})} = \left[ \left( \frac{R23}{R11 + R23} \right) \right] \times V_{\text{OUT}(\text{max})}$$

$$V_{\text{VSC}(\text{max})} = 1.74 \text{ V} \quad (13)$$

Therefore,  $V_{\text{VSC}}$  is within the recommended range of 0.3 V to 2.2 V.

The UCC24636 SR timing can be optimized (SR on time increased) by increasing the R115 value after initial operation confirmation. The  $\text{Ratio}_{\text{VPC\_VSC}}$  parameter has a positive tolerance of 5.3%. Using 1% divider resistors for VPC and VSC should allow reducing the 10% initial SR timing margin.

### 9.2.3.3 TBLK Input

The blanking time is set with resistor R22.

Select the blanking time to meet the following criteria based on 660-ns minimum primary on-time at high line.

$$t_{\text{VPC-BLK}} = (t_{\text{PRI}} \times 0.85) - 120 \text{ ns}$$

$$R22 = \frac{t_{\text{VPC-BLK}} - 100 \text{ ns}}{18 \text{ pF}} \quad (14)$$

A value of **R22 = 20 kΩ** results in a blanking time of approximately 460 ns.

9.2.4 Application Waveforms And Curves



CH2 (Blue): Drain of synchronous rectifier Q1, 10V/Div  
 CH3 (Mag): V<sub>OUT</sub>, 2V/Div  
 CH4 (Green): DRV signal to Q1, 10V/Div

Figure 20. DRV Timing at 115 V<sub>AC</sub>, 5 V, 3 A



CH2 (Blue): Drain of synchronous rectifier Q1, 10V/Div  
 CH3 (Mag): V<sub>OUT</sub>, 2V/Div  
 CH4 (Green): DRV signal to Q1, 10V/Div

Figure 21. DRV Timing at 230 V<sub>AC</sub>, 5 V, 3 A



CH2 (Blue): Drain of synchronous rectifier Q1, 10V/Div  
 CH3 (Mag): V<sub>OUT</sub>, 2V/Div  
 CH4 (Green): DRV signal to Q1, 10V/Div

Figure 22. DRV Timing at 115 V<sub>AC</sub>, 5 V, 300 mA



CH2 (Blue): Drain of synchronous rectifier Q1, 10V/Div  
 CH3 (Mag): V<sub>OUT</sub>, 2V/Div  
 CH4 (Green): DRV signal to Q1, 10V/Div

Figure 23. DRV Timing at 115 V<sub>AC</sub>, 1.8 V, 3.3 A




Figure 24. Efficiency vs Output Current




Figure 25. Output Voltage vs Output Current

### 9.3 Do's and Don'ts

- Do operate the device within the recommended operating maximum parameters. Consider output overvoltage conditions when determining stress.
- Do consider the guideline for setting the blanking time resistor value illustrated in [Figure 16](#).
- Do not use the UCC24636 in CCM flyback converter designs. For CCM designs, use the UCC24630 with the CCM dead time control function.
- Do not use the UCC24636 in LLC converters as they can operate in CCM.
- Do not add capacitance to the TBLK pin.
- Do not add significant external capacitance to the VPC pin as there will be increased delay of the signal. If filtering is necessary a recommended maximum capacitance is 15 pF with a lower resistor divider network value of 10 k $\Omega$ .

## 10 Power Supply Recommendations

The VDD operating range allows direct connection to converter outputs from 5 V to 24 V. Since the driver and control share the same VDD and ground, it is recommended to place a good quality ceramic capacitor as close as possible to VDD and GND pins. To reduce VDD noise and eliminate high-frequency ripple current injected from the converter output, it is recommended to place a small resistance of 2.2  $\Omega$  to 10  $\Omega$  between the converter output and VDD. The device can tolerate VDD rise times from 100  $\mu$ s to very long rise times typical of constant current chargers. The start-up sequence will always be as shown in [Figure 12](#). VDD can be connected to an external bias to extend the device's operating range to be compatible with converter output voltages below 3.5 V or above 24 V.

## 11 Layout

### 11.1 Layout Guidelines

In general, try to keep all high current loops as short as possible. Keep all high current/high frequency traces away from other traces in the design. If necessary, high-frequency/high-current traces should be perpendicular to signal traces, not parallel to them. Shielding signal traces with ground traces can help reduce noise pick up. Always consider appropriate clearances between the high-voltage connections and any low-voltage nets.

#### 11.1.1 VDD Pin

The VDD pin must be decoupled to GND with good quality, low ESR, low ESL ceramic bypass capacitors with short traces to the VDD and GND pins. To eliminate high-frequency ripple current in the SR control circuit, it is recommended to place a small value resistance of 2.2  $\Omega$  to 10  $\Omega$  between VDD and the converter output voltage.

#### 11.1.2 VPC Pin

The trace between the resistor divider and the VPC pin should be as short as possible to reduce/eliminate possible noise coupling. The lower resistor of the resistor divider network connected to the VPC pin should be returned to GND with short traces. Avoid adding any significant external capacitance to the VPC pin so that there is no delay of signal. If filtering is necessary a recommended maximum capacitance is 15 pF with a lower resistor divider network value of 10 k $\Omega$ . Avoid high dV/dt traces close to the VPC pin and connection trace such as the SR MOSFET drain and DRV output.

#### 11.1.3 VSC Pin

The trace between the resistor divider and the VSC pin should be as short as possible to reduce/eliminate possible noise coupling. The lower resistor of the resistor divider network connected to the VSC pin should be returned to GND with short traces. External capacitance can be added to the VSC pin for noise filtering. The maximum capacitance consideration is a time constant of the capacitor and the resistor divider resistance that is less than 1/4 the minimum rise time of the converter output during startup. Avoid high dV/dt traces close to the VSC pin and connection trace such as the SR MOSFET drain and DRV output.

#### 11.1.4 GND Pin

The GND pin is the power and signal ground connection for the controller. The effectiveness of the filter capacitors on the signal pins depends upon the integrity of the ground return. Place all decoupling capacitors as close as possible to the device pins with short traces. The device ground and power ground should meet at the output bulk capacitor's return. Try to ensure that high frequency/high current from the power stage does not go through the signal ground.


#### 11.1.5 TBLK Pin

The programming resistor is placed on TBLK to GND, with short traces. The value may have to be adjusted based on the time delay required. Avoid high dV/dt traces close to the TBLK pin and connection trace such as the SR MOSFET drain and DRV output.

#### 11.1.6 DRV Pin

The track connected to DRV carries high dv/dt signals. Minimize noise pickup by routing the trace to this pin as far away as possible from tracks connected to the device signal inputs, VPC, VSC, and TBLK.

## 11.2 Layout Example



## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 Device Nomenclature

##### 12.1.1.1 Definition of Terms (For Design Example)

- $V_{IN(min)}$  = 65 V: converter minimum primary bulk capacitor voltage at maximum power
- $V_{IN(min)CC}$  = 89 V: converter minimum primary bulk capacitor voltage when in CC operation at  $V_{OUT(min)}$
- $V_{IN(max)}$  = 370 V: converter maximum primary bulk capacitor voltage
- $V_{OUT(min)}$  = 1.8 V: minimum converter output operating voltage of the UCC24636
- $V_{OUT(max)}$  = 6 V: maximum converter output operating voltage of the UCC24636
- $V_{VPC\_EN}$  = 0.45 V: synchronous rectifier enable voltage
- $V_{VPC(max)}$  = 2.2 V: maximum linear operating level of VPC
- $N_{PS}$  = 15: transformer primary to secondary turns ratio
- $Ratio_{VPC\_VSC}$  = 4.15 : Current emulator gain  $K_{VPC}/K_{VSC}$
- $t_{VPC\_BLK}$ : Minimum VPC pulse for synchronous rectifier operation

### 12.2 Documentation Support

#### 12.2.1 Related Documentation

For related documentation see the following:

- *Using the UCC24636EVM Secondary-Side Synchronous Rectifier Controller Diode-Replacement Demonstration Board*, Texas Instruments Literature Number ([SLUUBE7](#))
- UCC24636 Design Calculator ([SLUC604](#))
- *UCC24630 Synchronous Rectifier Controller with Ultra-Low Standby Current* ([SLUSC82](#))
- *UCC28740 Constant-Voltage, Constant-Current Flyback Controller Using Opto-Coupler Feedback* ([SLUSBF3](#))

### 12.3 Trademarks

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC24636DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	U636	<a href="#">Samples</a>
UCC24636DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	U636	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


DBV0006A



# PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214840/B 03/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

# EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214840/B 03/2018

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214840/B 03/2018

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated