

**Philips Components**

Data sheet	
status	Product specification
date of issue	August 1990

# FCF61C65(L/LL)

## 8 K x 8 Fast CMOS low-power static RAM for extended temperature range

**FEATURES**

- Operating supply voltage  
5 V ± 10%
- Inputs and outputs ESD protected
- Automatic power-down after a completed read access
- Access time: 85 ns
- Low current consumption:
  - active 60 mA max.
  - standby (TTL) 3 mA max.
  - standby (CMOS) 200 µA max. (L-version)
  - standby (CMOS) 4 µA max. (LL-version)
- Suitable for battery back-up operation: (FCF61C65L/LL only)
  - data retention voltage 2 V min.
  - data retention current 100 µA max. (L-version)
  - data retention current 4 µA max. (LL-version)
- Latched data outputs giving stable data between consecutive accesses
- Easy memory expansion
- Common data I/O interface
- All input and outputs TTL and CMOS compatible
- All inputs have a Schmitt trigger switching action
- Three-state outputs
- Operating temperature -40 °C to +85 °C

**GENERAL DESCRIPTION**

The FCF61C65(L/LL) is a 65536-bit, fast, low-power, static random access memory organized as 8192 words of 8 bits each.

The chip enable inputs  $\overline{CE1}$  and  $CE2$  are available for memory expansion and to control the lower-power/standby mode.

The device operates from a 5 V power supply and has an access time of 85 ns.

The FCF61C65(L/LL) is ideally suited for memory applications for the extended temperature range of -40 to +85°C where fast access time, low power and ease of use are required.

The FCF61C65(L/LL) is a full CMOS device using a 6 transistor memory cell.

The IC is fabricated in a CMOS double-metal single-poly process using ion-implanted silicon gate technology.

**ORDERING AND PACKAGE INFORMATION**

EXTENDED TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
FCF61C65 (L/LL)-85T	28	SOXL (330 mil)	plastic	SOT213

INTEGRATED CIRCUITS  
tab 7



# 8 K x 8 Fast CMOS low-power static RAM for extended temperature range

## FCF61C65(L/LL)




Fig.1 Block diagram.

**8 K x 8 Fast CMOS low-power static RAM for extended temperature range**

**FCF61C65(L/LL)**

**TRUTH TABLE**

CE1	CE2	OE	WE	MODE	I <sub>DD</sub>	I/O PIN	REF. CYCLE
H	X	X	X	not selected	I <sub>SB</sub> *	HIGH Z	
X	L	X	X	not selected	I <sub>SB</sub> *	HIGH Z	
L	H	L	H	read	I <sub>DD</sub> /I <sub>DD1</sub> *	D OUT	read
L	H	H	L	write	I <sub>DD</sub>	D IN	write
L	H	L	L	write	I <sub>DD</sub>	D IN	write
L	H	H	H	ready-read	I <sub>DD</sub> /I <sub>DD1</sub> *	HIGH Z	

\* Including L/LL versions if input levels are CMOS.

**PINNING**

SYMBOL	PIN	DESCRIPTION
n.c.	1	not connected
A12	2	address input
A7 to A0	3 to 10	address inputs
I/O 1 to I/O 3	11 to 13	data inputs/outputs
V <sub>SS</sub>	14	ground
I/O 4 to I/O 8	15 to 19	data inputs/outputs
CE1	20	chip enable 1
A10	21	address input
OE	22	output enable
A11, A9, A8	23 to 25	address inputs
CE2	26	chip enable 2
WE	27	write enable
V <sub>DD</sub>	28	+5 V supply




Fig.2 Pinning diagram.

## 8 K x 8 Fast CMOS low-power static RAM for extended temperature range

## FCF61C65(L/LL)

### DECOUPLING ARRANGEMENTS

The FCF61C65(L/LL) is an address activated circuit. When an address change occurs, the operation is executed by an internal pulse generated from the Address Transition Detector (ATD). The current peak following and address or chip enable change may cause noise on the supply lines. This noise can be eliminated by connecting a 100 nF capacitor with good high frequency characteristics as close as possible to the memory between  $V_{DD}$  and  $V_{SS}$ .

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_I$	voltage range on any pin with respect to $V_{SS}$	DC inputs max. pulse width = 50 ns	-0.5	+7.0	V
$V_{II}$			-1.5	+7.0	V
$T_{amb}$	operating ambient temperature		-40	+85	°C
$T_{bias}$	temperature range with bias		-40	+85	°C
$T_{stg}$	storage temperature range		-55	+125	°C
$P_{tot}$	total power dissipation		-	1	W

### Note

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to operation under the conditions specified in the DC and timing characteristics. Exposure to higher than the rated voltages for extended periods of time could effect device reliability.

### HANDLING

Input and outputs are protected against electro static discharge in normal handling, however, to be totally safe it is desirable to take normal precautions appropriate to handling MOS devices.

### RECOMMENDED OPERATION CONDITIONS

$T_{amb} = -40$  to  $+85$  °C

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{DD}$	supply voltage	4.5	5.5	V
$V_{IH}$	input voltage HIGH	2.2	$V_{DD}+0.5$	V
$V_{IL}$	input voltage LOW	-0.5*	0.8	V

\*  $V_{IL} = -1.5$  V for a maximum pulse width of 50 ns.

## 8 K x 8 Fast CMOS low-power static RAM for extended temperature range

## FCF61C65(L/LL)

### DC CHARACTERISTICS

$V_{DD} = 5\text{ V} \pm 10\%$ ;  $T_{amb} = -40$  to  $+85\text{ }^{\circ}\text{C}$ . Typical readings taken at  $V_{DD} = 5\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ . All voltages are referenced to  $V_{SS}$  (0 V) unless otherwise specified. DC characteristics are valid after thermal equilibrium has been established.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{LI}$	input leakage current	$V_I = V_{SS}$ to $V_{DD}$	-2	-	2	$\mu\text{A}$
$I_{LO}$	output leakage current	$\overline{CE1}$ or $\overline{OE} = V_{IH}$ or $CE2 = V_{IL}$ ; $V_{I/O} = V_{SS}$ to $V_{DD}$	-2	-	2	$\mu\text{A}$
$I_{DD}$	average operating current	cycle time 85 ns; 100% duty factor; note 1 $I_{I/O} = 0\text{ mA}$	-	35	60	mA
$I_{DD1}$	DC operating current	$\overline{WE} = V_{IH}$ ; $I_{I/O} = 0\text{ mA}$ ; $f = 0\text{ Hz}$  $\overline{WE} = \text{CMOSH}$ ; $V_I = \text{CMOS}$ ; notes 2 and 3	-	3	10	mA
$I_{DDL}$	FCF61C65L only		-	2	200	$\mu\text{A}$
$I_{D DLL}$	FCF61C65LL only		-	0.05	4	$\mu\text{A}$
$I_{SB}$	standby current	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$  $\overline{CE1} = \text{CMOSH}$ and $CE2 = \text{CMOS}$ or $CE2 = \text{CMOSL}$ ; notes 2 and 3	-	1.5	3.0	mA
$I_{SBL}$	FCF61C65L only		-	2	200	$\mu\text{A}$
$I_{S DLL}$	FCF61C65LL only		-	0.05	4	$\mu\text{A}$
$V_{OL}$	output voltage LOW	$I_{OL} = 4\text{ mA}$	-	-	0.4	V
$V_{OL}$	output voltage LOW	$I_{OL} = 20\text{ }\mu\text{A}$	-	-	0.2	V
$V_{OH}$	output voltage HIGH	$I_{OH} = -1\text{ mA}$	2.4	-	-	V
$V_{OH}$	output voltage HIGH	$I_{OH} = -20\text{ }\mu\text{A}$	$V_{DD} - 0.2$	-	-	V

### Notes to the DC characteristics

- $I_{DD} \leq 55\text{ mA}$  at a cycle time of 100 ns and  $\leq 50\text{ mA}$  at a cycle time of 120 ns.
- CMOS = CMOSH:  $V_{DD} - 0.2\text{ V} \leq \text{level} \leq V_{DD} + 0.2\text{ V}$  or  
CMOSL:  $-0.2\text{ V} \leq \text{level} \leq +0.2\text{ V}$ .
- At  $T_{amb} = 70\text{ }^{\circ}\text{C}$ :  $I_{SBL}/I_{DDL} \leq 100\text{ }\mu\text{A max.}$  and  
 $I_{S DLL}/I_{D DLL} \leq 1\text{ }\mu\text{A max.}$

### CAPACITANCES

$f = 1\text{ MHz}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$  (parameters in this table are sampled and not 100% tested).

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$C_i$	input capacitance		8	pF
$C_i$	$\overline{CE1}$ , $CE2$ , $\overline{WE}$ , $\overline{OE}$	$V_I = 0\text{ V}$	7	pF
$C_i$	all other inputs	$V_I = 0\text{ V}$	8	pF
$C_{I/O}$	input/output capacitance	$V_{I/O} = 0\text{ V}$	8	pF

**8 K x 8 Fast CMOS low-power static RAM for extended temperature range**


**FCF61C65(L/LL)**

**TIMING CHARACTERISTICS**

$V_{DD} = 5 V \pm 10\%$ ;  $T_{amb} = -40$  to  $+85$  °C; inputs levels = 0.4 to 2.4 V, input rise and fall times = 5 ns; input and output timing reference levels = 1.5 V and output loading as in Figure 3; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
<b>Read cycle</b>					
t <sub>RC</sub>	read cycle time		85	-	ns
t <sub>AA</sub>	address access time		-	85	ns
t <sub>ACE</sub>	chip enable access time		-	85	ns
t <sub>OE</sub>	output enable access time		-	40	ns
t <sub>CLZ</sub>	chip enable to output LOW Z	note 6	5	-	ns
t <sub>OLZ</sub>	output enable to output LOW Z	note 6	5	-	ns
t <sub>CHZ</sub>	chip disable to output HIGH Z	note 6	-	35	ns
t <sub>OHZ</sub>	output disable to output HIGH Z	note 6	-	35	ns
t <sub>OH</sub>	output hold time		10	-	ns
<b>Write cycle</b>					
t <sub>WC</sub>	write cycle time		85	-	ns
t <sub>CW</sub>	chip enable to end of write	note 11	70	-	ns
t <sub>AW</sub>	address valid to end of write		70	-	ns
t <sub>AS</sub>	address set-up time		0	-	ns
t <sub>WP</sub>	write pulse width	note 9	40	-	ns
t <sub>WR</sub>	write recovery time	note 10	5	-	ns
t <sub>WHZ</sub>	write enable to output HIGH Z	note 16	-	35	ns
t <sub>DW</sub>	data to write time overlap		35	-	ns
t <sub>DH</sub>	data hold from write time		5	-	ns
t <sub>OW</sub>	end of write to output LOW Z	note 16	5	-	ns

**Output load**



# 8 K x 8 Fast CMOS low-power static RAM for extended temperature range

## FCF61C65(L/LL)



7228216

Fig.4 Read cycle timing.



---

**8 K x 8 Fast CMOS low-power static RAM for  
extended temperature range**

---

**FCF61C65(L/LL)****Notes to the timing characteristics****Read cycle** (see Fig.4)

1.  $\overline{WE}$  is HIGH for read cycle.
2. Device is continuously selected,  $\overline{CE1}$  is LOW and CE2 is HIGH.
3. Address is valid prior to or coincident with  $\overline{CE1}$  LOW or CE2 HIGH transition.
4. When  $\overline{CE1}$  is LOW and CE2 HIGH, the address inputs may not be floating.
5.  $\overline{OE}$  is LOW.
6.  $C_L = 5$  pF for  $t_{CLZ}$ ,  $t_{CHZ}$ ,  $t_{OLZ}$ , output transition measured at  $\pm 200$  mV from preceding steady state. These parameters are sampled and not 100% tested.
7.  $t_{CLZ}$  and  $t_{ACE}$  are measured from the last  $\overline{CE1}$  going LOW or CE2 going HIGH.  $t_{CHZ}$  is measured from the first of  $\overline{CE1}$  going HIGH or CE2 going LOW.
8. If D OUT in two consecutive read cycles is the same, D OUT remains stable.

**Write cycle** (see Fig.5)

9. A write occurs during an overlap of LOW  $\overline{CE1}$ , a HIGH CE2 and a LOW  $\overline{WE}$ .
10.  $t_{WR}$  is measured from the earlier of CE2 going to LOW or  $\overline{CE1}$  or  $\overline{WE}$  going HIGH at the end of a write cycle.
11. If the  $\overline{CE1}$ /CE2 transition occurs simultaneously to or after the  $\overline{WE}$  LOW transition the outputs remain in a high impedance state.
12.  $\overline{OE}$  is continuously LOW.
13. D OUT is in the same phase as the write data of this write cycle.
14. D OUT is the read data of the next address.
15. If  $\overline{CE1}$  is LOW (CE2 is HIGH) and I/O pins are in the output state during this period then input data signals of opposite phase to the outputs must not be applied.
16.  $C_L = 5$  pF for  $t_{WHZ}$  and  $t_{OW}$ , measured at  $\pm 200$  mV from steady state. These parameters are sampled and not 100% tested.

# 8 K x 8 Fast CMOS low-power static RAM for extended temperature range

FCF61C65(L/LL)

## DATA RETENTION CHARACTERISTICS FOR LOW POWER/STANDBY MODE



(FCF61C65L/LL only)

$T_{amb} = -40$  to  $+85$  °C;  $I_{DRL/LL}$  measurements are valid after thermal equilibrium has been established.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Supply</b>						
$V_{DR}$	supply voltage for data retention	$\overline{CE1} = \text{CMOSH}$ or $\overline{CE2} = \text{CMOSL}$ with other $V_I = \text{CMOS}$ ; note 1	2.0	-	5.5	V
$I_{DRL}$ $I_{DRL}$	supply current during data retention FCF61C65L only FCF61C65LL only	$V_{DR} = 3$ V; $\overline{CE2} = \text{CMOSL}$ ; other $V_I = \text{CMOS}$ or $\overline{CE1} = \text{CMOSH}$ ; other $V_I = \text{CMOS}$ note 2 note 2	- -	2 0.05	100 4	$\mu\text{A}$ $\mu\text{A}$
<b>Timing</b>						
$t_{CDR}$	chip disable to data retention time		0	-	-	ns
$t_R$	recovery time to fully active	note 3	$t_{RC}$	-	-	ns

### Notes to the data retention characteristics


1. CMOS = CMOSH:  $V_{DR} - 0.2 \text{ V} \leq \text{level} \leq V_{DR} + 0.2 \text{ V}$  or  
CMOSL:  $-0.2 \text{ V} \leq \text{level} \leq +0.2 \text{ V}$ .
2. At  $T_{amb} = 70$  °C:  $I_{DRL} \leq 50 \mu\text{A}$  and  $I_{DRL} \leq 1 \mu\text{A}$ .
3.  $t_{RC}$  = read cycle time.



**8 K x 8 Fast CMOS low-power static RAM for extended temperature range**

**FCF61C65(L/LL)**

**PACKAGE OUTLINE**



---

**8 K x 8 Fast CMOS low-power static RAM for extended temperature range**

---

**FCF61C65(L/LL)****SOLDERING PLASTIC MINI-PACKS****By hand-held soldering iron or pulse-heated solder tool**

Fix the component by first soldering two, diagonally opposite, end leads. Apply the heating tool to the flat part of the lead only. Contact time must be limited to 10 seconds at up to 300 °C. When using proper tools, all other leads can be soldered in one operation within 2 to 5 seconds at between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages).

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

**By wave**

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 seconds, if allowed to cool to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

**By solder paste reflow**

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing, for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 seconds according to method. Typical reflow temperatures range from 215 to 250 °C.

Pre-heating is necessary to dry the paste and evaporate the binding agent.

Pre-heating duration: 45 minutes at 45 °C.


**Repairing soldered joints**

The same precautions and limits apply as in (1) above.

# 8 K x 8 Fast CMOS low-power static RAM for extended temperature range

## FCF61C65(L/LL)

### ORDERING INFORMATION



# 8 K x 8 Fast CMOS low-power static RAM for extended temperature range

## FCF61C65(L/LL)

### DEFINITIONS

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>© Philips Export B.V. 1990</b>	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.	

Printed in The Netherlands

9397 277 60011